A novel double-gate trench SOI LDMOS with double-dielectric material by TCAD simulation study

被引:1
|
作者
Guo, Jinjun [1 ]
Dai, Hongli [1 ]
Wang, Luoxin [1 ]
Xue, Yuming [1 ]
Lyu, Haitao [1 ]
Niu, Wenze [1 ]
机构
[1] Tianjin Univ Technol, Sch Integrated Circuit Sci & Engn, Inst New Energy Intelligence Equipment, Tianjin 300384, Peoples R China
关键词
SOI LDMOS; trench gate; dielectric; high-k; low-k; PERFORMANCE; SILICON;
D O I
10.1088/1361-6641/ad49c9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a novel double-gate trench silicon-on-insulator lateral double-diffused metal oxide semiconductor field-effect transistor (LDMOS) with double-dielectric material (DGDK-LDMOS) is proposed. DGDK-LDMOS has two dielectric materials: a reverse-L-shaped high-k (HK) thin film and an low-k (LK) buried oxide layer. The HK thin film optimizes the electric field distribution on the drift region surface, attracting electric flux, and the excellent withstand voltage of the LK buried oxide layer can significantly improve the breakdown voltage (BV) and reduce specific on-resistance (R on,sp) of the device. The modulation mechanism of LDMOS by HK thin film and LK buried oxide layer is analyzed. The results show that compared with conventional LDMOS, when the permittivity of HK thin film is 25 and the permittivity of LK buried oxide is 3, the BV of DGDK-LDMOS is increased by 89.6%, the R on,sp is decreased by 26.4%, and the figure of merit (FOM, FOM = BV2/R on,sp) is increased by 397.2% from 3.6 MW cm-2 to 17.9 MW cm-2. Meanwhile, the output characteristics, transfer characteristics, lattice temperature, AC characteristics and switching characteristics of DGDK-LDMOS are also discussed and compared.
引用
收藏
页数:11
相关论文
共 50 条
  • [21] Dual-Material Double-Gate SOI n-MOSFET: Gate Misalignment Analysis
    Sharma, Rupendra Kumar
    Gupta, Ritesh
    Gupta, Mridula
    Gupta, R. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (06) : 1284 - 1291
  • [22] Electron transport in ultrathin double-gate SOI devices
    Gámiz, F
    Roldán, JB
    López-Villanueva, JA
    Jiménez-Molinos, F
    Carceller, JE
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 423 - 427
  • [23] MODELING OF ULTRATHIN DOUBLE-GATE NMOS/SOI TRANSISTORS
    FRANCIS, P
    TERAO, A
    FLANDRE, D
    VANDEWIELE, F
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (05) : 715 - 720
  • [24] An analytical symmetric double-gate SOI MOSFET model
    Jiou, HK
    Jang, SL
    Liu, SS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1999, 86 (06) : 671 - 683
  • [25] Semiconductor thickness effects in the double-gate SOI MOSFET
    Majkusiak, B
    Janik, T
    Walczak, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1127 - 1134
  • [26] Novel SOI double-gate MOSFET with a P-type buried layer
    Yao Guoliang
    Luo Xiaorong
    Wang Qi
    Jiang Yongheng
    Wang Pei
    Zhou Kun
    Wu Lijuan
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (05)
  • [27] Hall effect measurements in double-gate SOI MOSFETs
    Vandooren, A
    Cristoloveanu, S
    Flandre, D
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2001, 45 (10) : 1793 - 1798
  • [28] Quantum Effects on the Performance of SOI Double-Gate Mosfet
    Samia, Slimani
    Bouaza, Djellouli
    ADVANCED MATERIALS RESEARCH III, 2013, 685 : 185 - +
  • [29] Simulation-based study of negative capacitance double-gate junctionless transistors with ferroelectric gate dielectric
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    SOLID-STATE ELECTRONICS, 2016, 126 : 130 - 135
  • [30] Novel SOI double-gate MOSFET with a P-type buried layer
    姚国亮
    罗小蓉
    王琦
    蒋永恒
    王沛
    周坤
    吴丽娟
    张波
    李肇基
    半导体学报, 2012, 33 (05) : 57 - 60