Fault-Aware Neural Code Rankers

被引:0
|
作者
Inala, Jeevana Priya [1 ]
Wang, Chenglong [1 ]
Yang, Mei [1 ]
Codas, Andres [1 ]
Encarnacion, Mark [1 ]
Lahiri, Shuvendu K. [1 ]
Musuvathi, Madanlal [1 ]
Gao, Jianfeng [1 ]
机构
[1] Microsoft Res, Redmond, WA 98052 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Large language models (LLMs) have demonstrated an impressive ability to generate code for various programming tasks. In many instances, LLMs can generate a correct program for a task when given numerous trials. Consequently, a recent trend is to do large scale sampling of programs using a model and then filtering/ranking the programs based on the program execution on a small number of known unit tests to select one candidate solution. However, these approaches assume that the unit tests are given and assume the ability to safely execute the generated programs (which can do arbitrary dangerous operations such as file manipulations). Both of the above assumptions are impractical in real-world software development. In this paper, we propose CODERANKER, a neural ranker that can predict the correctness of a sampled program without executing it. Our CODERANKER is fault-aware i.e., it is trained to predict different kinds of execution information such as predicting the exact compile/runtime error type (e.g., an IndexError or a TypeError). We show that CODERANKER can significantly increase the pass@1 accuracy of various code generation models (including Codex [11], GPT-Neo, GPT-J) on APPS [25], HumanEval [11] and MBPP [3] datasets.
引用
收藏
页数:14
相关论文
共 50 条
  • [21] Fault-Aware Modeling and Specification for Efficient Formal Safety Analysis
    Habermaier, Axel
    Knapp, Alexander
    Leupolz, Johannes
    Reif, Wolfgang
    CRITICAL SYSTEMS: FORMAL METHODS AND AUTOMATED VERIFICATION, 2016, 9933 : 97 - 114
  • [22] Fault-Aware Dependability Enhancement Techniques for Phase Change Memory
    Shyue-Kung Lu
    Hui-Ping Li
    Kohei Miyase
    Chun-Lung Hsu
    Chi-Tien Sun
    Journal of Electronic Testing, 2021, 37 : 503 - 513
  • [23] Fault-aware Configurable Logic Block for Reliable Reconfigurable FPGAs
    Basha, B. Chagun
    Pillement, Sebastien
    Piestrak, Stanislaw J.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2732 - 2735
  • [24] Fault-aware and Reconfigurable Routing Algorithms for Networks-on-Chip
    Valinataj, Mojtaba
    Mohammadi, Siamak
    Safari, Saeed
    IETE JOURNAL OF RESEARCH, 2011, 57 (03) : 215 - 223
  • [25] A Fault-Aware, Reconfigurable and Adaptive Routing Algorithm for NoC Applications
    Valinataj, Mojtaba
    Mohammadi, Siamak
    PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 13 - 18
  • [26] A fault-aware dynamic routing algorithm for on-chip networks
    Hosseini, Amir
    Ragheb, Tamer
    Massoud, Yehia
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2653 - 2656
  • [27] Exploiting BPMN Features to Design a Fault-aware TOSCA Orchestrator
    Calcaterra, Domenico
    Cartelli, Vincenzo
    Di Modica, Giuseppe
    Tomarchio, Orazio
    CLOSER: PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND SERVICES SCIENCE, 2018, : 533 - 540
  • [28] Fault-aware grid scheduling using performance prediction by workload modeling
    Kalantari, Mohammad
    Akbari, Mohammad Kazem
    JOURNAL OF SUPERCOMPUTING, 2008, 46 (01): : 15 - 39
  • [29] Fault vibration model driven fault-aware domain generalization framework for bearing fault diagnosis
    Pang, Bin
    Liu, Qiuhai
    Xu, Zhenli
    Sun, Zhenduo
    Hao, Ziyang
    Song, Ziqi
    ADVANCED ENGINEERING INFORMATICS, 2024, 62
  • [30] Fault-Aware Runtime Strategies for High-Performance Computing
    Li, Yawei
    Lan, Zhiling
    Gujrati, Prashasta
    Sun, Xian-He
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2009, 20 (04) : 460 - 473