QCA-based fault-tolerant XOR Gate for reliable computing with high thermal stability

被引:1
|
作者
Naz, Syed Farah [1 ]
Shah, Ambika Prasad [1 ]
Ahmed, Suhaib [2 ]
机构
[1] Indian Inst Technol Jammu, Elect Engn Dept, Jammu, J&K, India
[2] Model Inst Engn & Technol, Dept Elect & Commun Engn, Jammu, J&K, India
关键词
XOR gate; nanoelectronics; QCA; reliability; fault-tolerance; thermal stability; POWER DISSIPATION; DESIGN; CIRCUITS;
D O I
10.1088/1402-4896/ad48e8
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
The XOR gate is an essential element in the design of digital circuits due to its versatility and usefulness. The design of XOR gate in this paper is based on Quantum-dot Cellular Automata (QCA) 2D planner technology with no line-to-line intersections. The output amplitude is improved by redundant cell-based design, which also helped reliability and fault tolerance outperform. The proposed XOR gate achieves fault tolerance to single-cell addition and missing-cell defects from 68.48% to 95.33%. In addition, the proposed XOR gate is also fault-tolerant against multiple-cell missing defects, as verified from the simulations. Furthermore, high thermal stability makes the circuit reliable for QCA-based digital design applications. The digital design applications such as 4-bit B2G code converter and a 4-bit parity checker are designed from this XOR gate, utilizing 438 and 414 cells, respectively. This demonstrates its effectiveness in designing fault resilient and reliable circuit designs for various applications.
引用
收藏
页数:14
相关论文
共 50 条
  • [41] Fault-Tolerant Unicast-Based Multicast for Reliable Network-on-Chip Testing
    Xiang, Dong
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2018, 23 (06)
  • [42] Reliable power monitoring system based on real-time and fault-tolerant CORBA
    Guangzhou Higher Education Mega Center, Guangzhou University, No. 230 Outer Ring Road, Guangzhou, 510006, China
    Sensors Transducers, 2013, 12 (607-611):
  • [43] Novel Feynman-Based Reversible and Fault-Tolerant Nano-communication Arithmetic Architecture Based on QCA Technology
    Bagherian Khosroshahy M.
    Abdoli A.
    Panahi M.M.
    SN Computer Science, 2021, 2 (6)
  • [44] Fault-tolerant reversible logic gate-based RO-PUF design
    Karmakar, Mridula
    Naz, Syed Farah
    Shah, Ambika Prasad
    Memories - Materials, Devices, Circuits and Systems, 2023, 4
  • [45] The design and implementation of a robust single-layer QCA ALU using a novel fault-tolerant three-input majority gate
    Ahmadpour, Seyed-Sajad
    Mosleh, Mohammad
    Rasouli Heikalabad, Saeed
    JOURNAL OF SUPERCOMPUTING, 2020, 76 (12): : 10155 - 10185
  • [46] Fault-Tolerant Hardware Acceleration for High-Performance Edge-Computing Nodes
    Barbirotta, Marcello
    Cheikh, Abdallah
    Mastrandrea, Antonio
    Menichelli, Francesco
    Angioli, Marco
    Jamili, Saeid
    Olivieri, Mauro
    ELECTRONICS, 2023, 12 (17)
  • [47] High-performance fault-tolerant quantum computing with many-hypercube codes
    Goto, Hayato
    SCIENCE ADVANCES, 2024, 10 (36):
  • [48] The design and implementation of a robust single-layer QCA ALU using a novel fault-tolerant three-input majority gate
    Seyed-Sajad Ahmadpour
    Mohammad Mosleh
    Saeed Rasouli Heikalabad
    The Journal of Supercomputing, 2020, 76 : 10155 - 10185
  • [49] Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems
    Xia, Lixue
    Liu, Mengyun
    Ning, Xuefei
    Chakrabarty, Krishnendu
    Wang, Yu
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [50] A MATHEMATICAL FRAMEWORK FOR ALGORITHM-BASED FAULT-TOLERANT COMPUTING OVER A RING OF INTEGERS
    KRISHNA, H
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1994, 13 (05) : 625 - 653