Analysis of Reconfiguration Delay in Heterogeneous Systems-on-Chip via Traffic Injection

被引:1
|
作者
Valente, Giacomo [1 ]
Muttillo, Vittoriano [2 ]
Federici, Fabio [3 ]
Pomante, Luigi [1 ]
Di Mascio, Tania [1 ]
机构
[1] Univ Aquila, Dept Informat Engn Comp Sci & Math, I-67100 Laquila, Italy
[2] Univ Teramo, Dept Polit Sci, I-64100 Teramo, Italy
[3] Collins Aerosp, Appl Res & Technol, I-00185 Rome, Italy
关键词
Delays; Field programmable gate arrays; Real-time systems; Random access memory; Interference channels; Quality of service; Memory management; Dynamic reconfiguration; field-programmable gate array (FPGA); system-on-chip (SoC);
D O I
10.1109/LES.2023.3305401
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modern real-time systems started leveraging runtime reconfigurable architectures to reduce size, weight, and power while ensuring predictability. However, the time to reconfigure a platform (referred to as reconfiguration delay) is non-negligible and subject to fluctuations caused by conflicts in accessing shared components during the reconfiguration process. Different from existing solutions that impact either system resources or system performance, in this letter, we propose an approach, together with its supporting tools, allowing to characterize the reconfiguration delay and to be able to capture and produce evidence of the actual impact of the resource contention. In addition, we report the experiments of the proposed approach in a representative configuration on a Xilinx Zynq Ultrascale+ MPSoC; results show that conflicts can impact the reconfiguration delay at most by 230%.
引用
收藏
页码:162 / 165
页数:4
相关论文
共 50 条
  • [1] The Study of a Dynamic Reconfiguration Manager for Systems-on-Chip
    Kuehnle, Matthias
    Brito, Alisson
    Roth, Christoph
    Dagas, Konstantinos
    Becker, Juergen
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 13 - 18
  • [2] Providing Accountability in Heterogeneous Systems-on-Chip
    Kalayappan, Rajshekar
    Sarangi, Smruti R.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (05)
  • [3] Reconfigurable Convolution Architecture for Heterogeneous Systems-on-Chip
    Spagnolo, Fanny
    Perri, Stefania
    Frustaci, Fabio
    Corsonello, Pasquale
    2020 9TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2020, : 289 - 293
  • [4] Stereo vision architecture for heterogeneous systems-on-chip
    Stefania Perri
    Fabio Frustaci
    Fanny Spagnolo
    Pasquale Corsonello
    Journal of Real-Time Image Processing, 2020, 17 : 393 - 415
  • [5] A Formal Approach to Accountability in Heterogeneous Systems-on-Chip
    Kalayappan, Rajshekar
    Sarangi, Smruti R.
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2021, 18 (06) : 2926 - 2940
  • [6] MRAPI implementation for Heterogeneous Reconfigurable Systems-on-Chip
    Gantel, L.
    Benkhelifa, M. E. A.
    Verdier, F.
    Lemonnier, F.
    2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 239 - 239
  • [7] Stereo vision architecture for heterogeneous systems-on-chip
    Perri, Stefania
    Frustaci, Fabio
    Spagnolo, Fanny
    Corsonello, Pasquale
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (02) : 393 - 415
  • [8] Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip
    Perri, Stefania
    Sestito, Cristian
    Spagnolo, Fanny
    Corsonello, Pasquale
    JOURNAL OF IMAGING, 2020, 6 (09)
  • [9] Modification of Fault Injection Method via On-Chip Debugging for Processor Cores of Systems-On-Chip
    Chekmarev, S. A.
    Khanov, V. Kh
    Antamoshkin, O. A.
    2015 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2015,
  • [10] Designing efficient irregular networks for heterogeneous systems-on-chip
    Neeb, Cristian
    Wehn, Norbert
    JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (3-4) : 384 - 396