Impact of Irradiation Side on Muon-Induced Single-Event Upsets in 65-nm Bulk SRAMs

被引:0
|
作者
Deng, Yifan [1 ]
Watanabe, Yukinobu [2 ]
Manabe, Seiya [1 ,3 ]
Liao, Wang [4 ]
Hashimoto, Masanori [5 ]
Abe, Shin-Ichiro [6 ]
Tampo, Motonobu [7 ]
Miyake, Yasuhiro [7 ,8 ]
机构
[1] Kyushu Univ, Interdisciplinary Grad Sch Engn Sci, Fukuoka 8168580, Japan
[2] Kyushu Univ, Fac Engn Sci, Fukuoka 8168580, Japan
[3] Natl Inst Adv Ind Sci & Technol, Res Inst Measurement & Analyt Instrumentat RIMA, Tsukuba 3058568, Japan
[4] Kochi Univ Technol, Sch Syst Engn, Kochi 7828502, Japan
[5] Kyoto Univ, Grad Sch Informat, Kyoto 6068501, Japan
[6] Japan Atom Energy Agcy, Res Grp Radiat Transport Anal, Ibaraki 3191184, Japan
[7] High Energy Accelerator Res Org KEK, Muon Sci Lab, Tsukuba 3191106, Japan
[8] Japan Proton Accelerator Res Complex Ctr, Mat & Life Sci Div, Muon Sect, Ibaraki 3191195, Japan
基金
日本学术振兴会;
关键词
Mesons; Radiation effects; Single event upsets; Telescopes; SRAM chips; Particle beams; Monte Carlo methods; Accelerated testing; Geant4; irradiation side; Monte Carlo (MC) simulation; negative and positive muons; single-event upset (SEU); soft error rate (SER); static random-access memories (SRAMs); INDUCED SEU RATES; MODEL;
D O I
10.1109/TNS.2024.3378216
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have newly analyzed negative and positive muon-induced single-event upset (SEU) data in irradiation tests from the package side (PS) of 65-nm bulk static random-access memory (SRAM) and compared with previous results of irradiation tests from the board side (BS). The peak SEU cross section is 28 MeV/c for PS irradiation, which differs from 38 MeV/c for BS irradiation. The magnitude of the peak SEU cross section for PS irradiation is approximately twice that of BS irradiation for both positive and negative muons. Through simulations using Geant4, we explain the difference quantitatively. This simulation also reproduces the experimental SEU cross sections for tilted incidence of the muon beam onto the device board. The soft error rates (SERs) are estimated under a realistic environment considering the zenith angle distribution of muon flux. As a result, it was found that the estimated SERs were not significantly different from the case without zenith angle distribution. This result indicates that experimental data from irradiation tests in which the device board is placed perpendicular to the incident beam are expected to be useful for estimating muon-induced SERs in terrestrial environments.
引用
收藏
页码:912 / 920
页数:9
相关论文
共 50 条
  • [41] Evaluating the Practicability of Error-Detection Circuit Exposed to Single-Event Upsets in 65 nm CMOS Technology
    He, Wei
    Wang, Jia
    Zhang, Zhun
    Wul, Jianhua
    Luo, Sheng
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1115 - 1117
  • [42] Single event upset induced by single event double transient and its well-structure dependency in 65-nm bulk CMOS technology
    Pengcheng Huang
    Shuming Chen
    Jianjun Chen
    Science China Information Sciences, 2016, 59
  • [43] Single event upset induced by single event double transient and its well-structure dependency in 65-nm bulk CMOS technology
    Huang, Pengcheng
    Chen, Shuming
    Chen, Jianjun
    SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (04)
  • [44] Single event upset induced by single event double transient and its well-structure dependency in 65-nm bulk CMOS technology
    Pengcheng HUANG
    Shuming CHEN
    Jianjun CHEN
    ScienceChina(InformationSciences), 2016, 59 (04) : 152 - 159
  • [45] Single Event Effects Characterization Induced by Heavy Ions in 65-nm PLL
    Kim, SinNyoung
    Zagrocki, Stephane
    Boufouss, El Hafed
    Vignon, Bastien
    Berti, Laurent
    van de Burgwal, Marcel
    Kakoulin, Michael
    2022 22ND EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, RADECS, 2022, : 112 - 114
  • [46] Impact of incident direction on neutron-induced single-bit and multiple-cell upsets in 14 nm FinFET and 65 nm planar SRAMs
    杨少华
    张战刚
    雷志锋
    黄云
    习凯
    王松林
    梁天骄
    童腾
    李晓辉
    彭超
    吴福根
    李斌
    Chinese Physics B, 2022, (12) : 375 - 381
  • [47] Effectiveness of the layout approach in mitigating single event transients in 65-nm bulk CMOS process
    Li, Tiehu
    Yang, Yintang
    Li, Liang
    Liu, Jia
    Zhang, Junan
    IEICE ELECTRONICS EXPRESS, 2018, 15 (13):
  • [48] Characterization of single-event multiple cell upsets in a custom SRAM in a 65 nm triple-well CMOS technology
    Chen HaiYan
    Chen JianJun
    Yao Long
    SCIENCE CHINA-TECHNOLOGICAL SCIENCES, 2015, 58 (10) : 1726 - 1730
  • [49] Impact of incident direction on neutron-induced single-bit and multiple-cell upsets in 14 nm FinFET and 65 nm planar SRAMs
    Yang, Shao-Hua
    Zhang, Zhan-Gang
    Lei, Zhi-Feng
    Huang, Yun
    Xi, Kai
    Wang, Song-Lin
    Liang, Tian-Jiao
    Tong, Teng
    Li, Xiao-Hui
    Peng, Chao
    Wu, Fu-Gen
    Li, Bin
    CHINESE PHYSICS B, 2022, 31 (12)
  • [50] Characterization of single-event multiple cell upsets in a custom SRAM in a 65 nm triple-well CMOS technology
    HaiYan Chen
    JianJun Chen
    Long Yao
    Science China Technological Sciences, 2015, 58 : 1726 - 1730