Hardware attacks on ReRAM-based AI accelerators

被引:0
|
作者
Heidary, Masoud [1 ]
Joardar, Biresh Kumar [1 ]
机构
[1] Univ Houston, Houston, TX 77004 USA
关键词
Security; AI; Hardware; ReRAM; DEVICES;
D O I
10.1109/DCAS61159.2024.10539864
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Resistive random-access memory (ReRAM) is a promising new architecture for artificial intelligence (AI) applications using in-memory computing (IMC). ReRAM-based IMCs deliver 10x better performance, power for AI algorithms. These IMC architectures will be used for AI applications in the future, including for medical, self-driving cars, defense, etc., where security and safety are critical. However, as we show in this work, ReRAM-based IMC architectures are vulnerable to new attacks that are often different from conventional CMOS-based systems. Here, we present voltage-enabled fault-injection, and an aging attack on ReRAM-based AI accelerators. The paper also discusses possible defenses against these attacks and presents open challenges for future work.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Exploiting device-level non-idealities for adversarial attacks on ReRAM-based neural networks
    McLemore, Tyler
    Sunbury, Robert
    Brodzik, Seth
    Cronin, Zachary
    Timmons, Elias
    Chakraborty, Dwaipayan
    Memories - Materials, Devices, Circuits and Systems, 2023, 4
  • [42] Technological Stack for Implementation of AI as a Service based on Hardware Accelerators
    Perepelitsyn, Artem
    Fesenko, Herman
    Kasapien, Yelyzaveta
    Kharchenko, Vyacheslav
    2022 12TH INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS, SERVICES AND TECHNOLOGIES (DESSERT), 2022,
  • [43] 3A-ReRAM: Adaptive Activation Accumulation in ReRAM-Based CNN Accelerator
    Zhang, Zihan
    Jiang, Jianfei
    Wang, Qin
    Mao, Zhigang
    Jing, Naifeng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (01) : 176 - 188
  • [44] GRAM: Graph Processing in a ReRAM-based Computational Memory
    Zhou, Minxuan
    Imani, Mohsen
    Gupta, Saransh
    Kim, Yeseong
    Rosing, Tajana
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 591 - 596
  • [45] On the Design and Development of a ReRAM-based Computational Memory Prototype
    Fernandez, Carlos
    Vourkas, Ioannis
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [46] Design Exploration of ReRAM-Based Crossbar for Al Inference
    Halawani, Yasmin
    Mohammad, Baker
    Saleh, Hani
    IEEE ACCESS, 2021, 9 : 70430 - 70442
  • [47] PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning
    Song, Linghao
    Qian, Xuehai
    Li, Hai
    Chen, Yiran
    2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, : 541 - 552
  • [48] An ReRAM-based neuron device for neuromorphic pulse coding
    Nakada, Kazuki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (03)
  • [49] DAT: Leveraging Device-Specific Noise for Efficient and Robust AI Training in ReRAM-based Systems
    Park, Chanwoo
    Jeon, Jongwook
    Cho, Hyunbo
    2023 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, SISPAD, 2023, : 289 - 292
  • [50] Block-Wise Mixed-Precision Quantization: Enabling High Efficiency for Practical ReRAM-Based DNN Accelerators
    Wu, Xueying
    Hanson, Edward
    Wang, Nansu
    Zheng, Qilin
    Yang, Xiaoxuan
    Yang, Huanrui
    Li, Shiyu
    Cheng, Feng
    Pande, Partha Pratim
    Doppa, Janardhan Rao
    Chakrabarty, Krishnendu
    Li, Hai
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (12) : 4558 - 4571