Hardware attacks on ReRAM-based AI accelerators

被引:0
|
作者
Heidary, Masoud [1 ]
Joardar, Biresh Kumar [1 ]
机构
[1] Univ Houston, Houston, TX 77004 USA
关键词
Security; AI; Hardware; ReRAM; DEVICES;
D O I
10.1109/DCAS61159.2024.10539864
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Resistive random-access memory (ReRAM) is a promising new architecture for artificial intelligence (AI) applications using in-memory computing (IMC). ReRAM-based IMCs deliver 10x better performance, power for AI algorithms. These IMC architectures will be used for AI applications in the future, including for medical, self-driving cars, defense, etc., where security and safety are critical. However, as we show in this work, ReRAM-based IMC architectures are vulnerable to new attacks that are often different from conventional CMOS-based systems. Here, we present voltage-enabled fault-injection, and an aging attack on ReRAM-based AI accelerators. The paper also discusses possible defenses against these attacks and presents open challenges for future work.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Cycle-to-Cycle Variation Suppression in ReRAM-Based AI Accelerators
    Fu, Jingyan
    Liao, Zhiheng
    Wang, Jinhui
    2023 IEEE PHYSICAL ASSURANCE AND INSPECTION OF ELECTRONICS, PAINE, 2023, : 47 - 52
  • [2] Design Framework for ReRAM-Based DNN Accelerators with Accuracy and Hardware Evaluation
    Kao, Hsu-Yu
    Huang, Shih-Hsu
    Cheng, Wei-Kai
    ELECTRONICS, 2022, 11 (13)
  • [3] APQ: Automated DNN Pruning and Quantization for ReRAM-Based Accelerators
    Yang, Siling
    He, Shuibing
    Duan, Hexiao
    Chen, Weijian
    Zhang, Xuechen
    Wu, Tong
    Yin, Yanlong
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2023, 34 (09) : 2498 - 2511
  • [4] Mixed Precision Quantization for ReRAM-based DNN Inference Accelerators
    Huang, Sitao
    Ankit, Aayush
    Silveira, Plinio
    Antunes, Rodrigo
    Chalamalasetti, Sai Rahul
    El Hajj, Izzat
    Kim, Dong Eun
    Aguiar, Glaucimar
    Bruel, Pedro
    Serebryakov, Sergey
    Xu, Cong
    Li, Can
    Faraboschi, Paolo
    Strachan, John Paul
    Chen, Deming
    Roy, Kaushik
    Hwu, Wen-mei
    Milojicic, Dejan
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 372 - 377
  • [5] Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Li, Hai
    Chakrabarty, Krishnendu
    Pande, Partha Pratim
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2021, 20 (05)
  • [6] Effective Zero Compression on ReRAM-based Sparse DNN Accelerators
    Shin, Hoon
    Park, Rihae
    Lee, Seung Yul
    Park, Yeonhong
    Lee, Hyunseung
    Lee, Jae W.
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 949 - 954
  • [7] Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
    Zhang, Chenguang
    Yuan, Zhihang
    Li, Xingchen
    Sun, Guangyu
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [8] PPO-Based Automated Quantization for ReRAM-Based Hardware Accelerator
    Wei Z.
    Zhang X.
    Zhuo Z.
    Ji Z.
    Li Y.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2022, 59 (03): : 518 - 532
  • [9] Mathematical Framework for Optimizing Crossbar Allocation for ReRAM-based CNN Accelerators
    Li, Wanqian
    Han, Yinhe
    Chen, Xiaoming
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2024, 29 (01)
  • [10] Trained Biased Number Representation for ReRAM-Based Neural Network Accelerators
    Wang, Weijia
    Lin, Bill
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (02)