LAC: A Workload Intensity-Aware Caching Scheme for High-Performance SSDs

被引:0
|
作者
Sun, Hui [1 ]
Tong, Haoqiang [1 ]
Yue, Yinliang [2 ]
Qin, Xiao [3 ]
机构
[1] Anhui Univ, Sch Comp Sci & Technol, Hefei 230201, Peoples R China
[2] Zhongguancun Lab, Beijing 100049, Peoples R China
[3] Auburn Univ, Dept Comp Sci & Software Engn, Auburn, AL 36849 USA
基金
中国国家自然科学基金;
关键词
Flash memories; Time factors; Costs; Tail; Writing; Random access memory; Delays; Caching scheme; I/O-intensity awareness; parallel write; die-level monitor; solid state disk; NAND flash; BUFFER MANAGEMENT SCHEME; GARBAGE COLLECTION; FLASH; LRU;
D O I
10.1109/TC.2024.3385290
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Inside an NAND Flash-based solid-state disk (SSD), utilizing DRAM-based write-back caching is a practical approach to bolstering the SSD performance. Existing caching schemes overlook the problem of high user I/Os intensity due to the dramatic increment of I/Os accesses. The hefty I/O intensity causes access conflict of I/O requests inside an SSD: a large number of requests are blocked to impair response time. Conventional passive update caching schemes merely replace pages upon access misses in event of full cache. Tail latency occurs facing a colossal I/O intensity. Active write-back caching schemes utilize idle time among requests coupled with free internal bandwidth to flush dirty data into flash memory in advance, lowering response time. Frequent active write-back operations, however, cause access conflict of requests - a culprit that expands write amplification (WA) and degrades SSD lifetime. We address the above issues by proposing a workLoad intensity-aware and Active parallel Caching scheme - LAC - that is powered by collaborative-load awareness. LAC fends off user I/Os' access conflict under high-I/O-intensity workloads. If the I/O intensity is low - intervals between consecutive I/O requests are large - and the target die is free, LAC actively and concurrently writes dirty data of adjacent addresses back to the die, cultivating clean data generated by the active write-back. Replacing clean data in priority can reduce response time and prevent flash transactions from being blocked. We devise a data protection method to write back cold data based on various criteria in the cache replacement and active write-backs. Thus, LAC reduces WA incurred by actively writing back hot data and extends SSD lifetime. We compare LAC against the six caching schemes (LRU, CFLRU, GCaR-LRU, MQSim, VS-Batch, and Co-Active) in the modern MQSim simulator. The results unveil that LAC trims response time and erase count by up to 78.5% and 47.8%, with an average of 64.4% and 16.6%, respectively.
引用
收藏
页码:1738 / 1752
页数:15
相关论文
共 50 条
  • [21] High-performance, power-aware computing
    1600, IEEE Computer Society
  • [22] Effective SSD Caching for High-Performance Home Cloud Server
    Lee, Dongwoo
    Min, Changwoo
    Eom, Young Ik
    2015 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2015, : 152 - 153
  • [23] High-Performance Traffic Workload Architecture for Testing DPI Systems
    Santos, Alysson
    Fernandes, Stenio
    Antonello, Rafael
    Lopes, Petronio, Jr.
    Sadok, Djamel
    Szabo, Geza
    2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,
  • [24] Measuring TeraGrid: workload characterization for a high-performance computing federation
    Hart, David L.
    INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2011, 25 (04): : 451 - 465
  • [25] DBMS Annihilator: A High-Performance Database Workload Generator in Action
    Lerner, Alberto
    Jasny, Matthias
    Jepsen, Theo
    Binnig, Carsten
    Cudre-Mauroux, Philippe
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2022, 15 (12): : 3682 - 3685
  • [26] A Parallel, High-Performance Bus Interconnection Scheme
    Li, Kang
    Fan, Yong
    Zhao, Qing-He
    Hao, Yue
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 90 - 92
  • [27] Set-dueling-controlled adaptive insertion for high-performance caching
    Qureshi, Moinuddin K.
    Jaleel, Aamer
    Patt, Yale N.
    Steely, Simon C., Jr.
    Emer, Joel
    IEEE MICRO, 2008, 28 (01) : 91 - 98
  • [28] Adaptive Spill-Receive for Robust High-Performance Caching in CMPs
    Qureshi, Moinuddin K.
    HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 45 - 54
  • [29] High-performance IP routing table lookup using CPU caching
    Chiueh, Tzi-cker
    Pradhan, Prashant
    Proceedings - IEEE INFOCOM, 1999, 3 : 1421 - 1428
  • [30] Comparison of Different Caching Techniques for High-Performance Web Map Services
    Loechel, Alexander
    Schmid, Stephan
    INTERNATIONAL JOURNAL OF SPATIAL DATA INFRASTRUCTURES RESEARCH, 2013, 8 : 43 - 73