Bit-Beading: Stringing bit-level MAC results for Accelerating Neural Networks

被引:0
|
作者
Anwar, Zeeshan [1 ]
Longchar, Imlijungla [1 ]
Kapoor, Hemangee K. [1 ]
机构
[1] IIT Guwahati, Dept Comp Sci & Engn, Gauhati, India
关键词
MAC Unit; Reconfigurable Arithmetic; Booth's algorithm; CNN; DNN; Neural Network; Low Precision;
D O I
10.1109/VLSID60093.2024.00042
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
On account of the rising demands of AI applications and the consequent need for improvement, researchers are designing better and faster algorithms and architectures. Convolutional Neural Networks (CNN) are neural networks that have become ubiquitous and find applications in the domain of computer vision. Inference in CNN involves convolution operation, which mainly consists of a massive number of matrix multiplications. Optimising these multiplications will enable faster execution of the inference tasks. Fixed precision during inference takes the same time to compute for both higher and lower precision. It is noted in the literature that lowering the precision to some extent does not affect the inference accuracy. In this paper, we propose a reconfigurable multiplier that can handle the precision of different magnitudes. We design Bit-Bead, a basic unit based on Booth's algorithm, where several bit-beads are composed (i.e., stringed) to form a multiplier of the required precision. The reconfigurable multipliers need low latency due to lower precision and also enable performing multiple low-precision computations. Our proposal shows considerable performance improvement compared to the baseline and existing designs.
引用
收藏
页码:216 / 221
页数:6
相关论文
共 50 条
  • [21] Bit-level Perceptron Prediction for Indirect Branches
    Garza, Elba
    Mirbagher, Samira
    Khan, Tahsin Ahmad
    Jimenez, Daniel A.
    PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), 2019, : 27 - 38
  • [22] Dynamic Reconfiguration of bit-level arithmetic Units
    Pfaender, O. A.
    Pfleiderer, H-J
    ADVANCES IN RADIO SCIENCE, 2005, 3 : 319 - 323
  • [23] Bit-Level Affixation Text Compression Algorithms
    Lewan, Prayat
    Khancome, Chouvalit
    2024 21ST INTERNATIONAL JOINT CONFERENCE ON COMPUTER SCIENCE AND SOFTWARE ENGINEERING, JCSSE 2024, 2024, : 161 - 166
  • [24] A BIT-LEVEL SYSTOLIC IMPLEMENTATION OF THE MEDIAN FILTER
    HU, Z
    KING, GA
    MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (04) : 185 - 186
  • [25] On Bit-Level Decoding of Nonbinary LDPC Codes
    Zhang, Mu
    Cai, Kui
    Huang, Qin
    Yuan, Shuai
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2018, 66 (09) : 3736 - 3748
  • [26] Bit-level analysis of an SRT divider circuit
    Bryant, RE
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 661 - 665
  • [27] Fast and Efficient Bit-Level Precision Tuning
    Adje, Assale
    Ben Khalifa, Dorra
    Martel, Matthieu
    STATIC ANALYSIS, SAS 2021, 2021, 12913 : 1 - 24
  • [28] Bit-level scheduling of heterogeneous behavioural specifications
    Molina, MC
    Mendías, JM
    Hermida, R
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 602 - 608
  • [29] A BIT-LEVEL SYSTOLIC ARRAY FOR MEDIAN FILTER
    CHANG, LW
    LIN, JH
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (08) : 2079 - 2083
  • [30] Bit-Level Optimized Neural Network for Multi-Antenna Channel Quantization
    Lu, Chao
    Xu, Wei
    Jin, Shi
    Wang, Kezhi
    IEEE WIRELESS COMMUNICATIONS LETTERS, 2020, 9 (01) : 87 - 90