Session 15 Overview: Compute-in-Memory Processors for Deep Neural Networks Machine Learning Subcommittee

被引:0
|
作者
Deguchi, Jun [1 ]
Liu, Yongpan [2 ]
Li, Yan [3 ]
机构
[1] Kioxia Corporation, Kawasaki, Japan
[2] Tsinghua University, Beijing, China
[3] Western Digital, Milpitas,CA, United States
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:234 / 235
相关论文
共 50 条
  • [31] Heterogeneous integration of 2D memristor arrays and silicon selectors for compute-in-memory hardware in convolutional neural networks
    Samarth Jain
    Sifan Li
    Haofei Zheng
    Lingqi Li
    Xuanyao Fong
    Kah-Wee Ang
    Nature Communications, 16 (1)
  • [32] Colonnade: A Reconfigurable SRAM-Based Digital Bit-Serial Compute-In-Memory Macro for Processing Neural Networks
    Kim, Hyunjoon
    Yoo, Taegeun
    Kim, Tony Tae-Hyoung
    Kim, Bongjin
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (07) : 2221 - 2233
  • [33] A 65 nm General-Purpose Compute-in-Memory Processor Supporting Both General Programming and Deep Learning Tasks
    Ju, Yuhao
    Wei, Yijie
    Gu, Jie
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024,
  • [34] An Overview of Deep Neural Networks for Few-Shot Learning
    Zhao, Juan
    Kong, Lili
    Lv, Jiancheng
    BIG DATA MINING AND ANALYTICS, 2025, 8 (01): : 145 - 188
  • [35] Monolithic 3D+-IC Based Massively Parallel Compute-in-Memory Macro for Accelerating Database and Machine Learning Primitives
    Ramanathan, Akshay Krishna
    Rangachar, Srivatsa Srinivasa
    Hung, Je-Min
    Lee, Chun-Ying
    Xue, Cheng-Xin
    Huang, Sheng-Po
    Hsueh, Fu-Kuo
    Shen, Chang-Hong
    Shieh, Jia-Min
    Yeh, Wen-Kuan
    Ho, Mon-Shu
    Govindarajan, Hariram Thirucherai
    Sampson, Jack
    Chang, Meng-Fan
    Narayanan, Vijaykrishnan
    2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
  • [36] Network-aware compute and memory allocation in optically composable data centers with deep reinforcement learning and graph neural networks
    Shabka, Zacharaya
    Zervas, Georgios
    JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2023, 15 (02) : 133 - 143
  • [37] Technological Design of 3D NAND-Based Compute-in-Memory Architecture for GB-Scale Deep Neural Network
    Shim, Wonbo
    Yu, Shimeng
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (02) : 160 - 163
  • [38] Ternary Compute-Enabled Memory using Ferroelectric Transistors for Accelerating Deep Neural Networks
    Thirumala, Sandeep Krishna
    Jain, Shubham
    Gupta, Sumeet Kumar
    Raghunathan, Anand
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 31 - 36
  • [39] BitS-Net: Bit-Sparse Deep Neural Network for Energy-Efficient RRAM-Based Compute-In-Memory
    Karimzadeh, Foroozan
    Yoon, Jong-Hyeok
    Raychowdhury, Arijit
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (05) : 1952 - 1961
  • [40] A Novel Ultra-Low Power 8T SRAM-Based Compute-in-Memory Design for Binary Neural Networks
    Kim, Youngbae
    Li, Shuai
    Yadav, Nandakishor
    Choi, Kyuwon Ken
    ELECTRONICS, 2021, 10 (17)