Special section on low-power and high-speed chips

被引：0
|
作者：
Arakawa, Fumio [1 ]
Ikeda, Makoto [2 ]
机构：
[1] Nagoya University
[2] University of Tokyo
来源：
IEICE Transactions on Electronics | 2021年 / 1卷 / 06期
关键词：
D O I：
10.1587/transele.2020LHF0001
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：213 / 214
相关论文
共 50 条
  • [31] High-speed and low-power CMOS priority encoders
    Wang, JS
    Huang, CH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1511 - 1514
  • [32] HIGH-SPEED LOW-POWER DARLINGTON ECL CIRCUIT
    CHUANG, CT
    CHIN, K
    LU, PF
    SHIN, HJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1374 - 1376
  • [33] CMOS comparators for high-speed and low-power applications
    Menendez, Eric R.
    Maduike, Dumezie K.
    Garg, Rajesh
    Khatri, Sunil P.
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
  • [34] High-speed and low-power repeater for VLSI interconnects
    A.Karthikeyan
    P.S.Mallick
    Journal of Semiconductors, 2017, 38 (10) : 83 - 87
  • [35] Low-power design of high-speed A/D converters
    Kawahito, S
    Honda, K
    Furuta, M
    Kawai, N
    Miyazaki, D
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 468 - 478
  • [36] High-Speed, Low-Power Optical Modulators in Silicon
    Leuthold, J.
    Koos, C.
    Freude, W.
    Alloatti, L.
    Palmer, R.
    Korn, D.
    Pfeifle, J.
    Lauermann, M.
    Dinu, R.
    Wehrli, S.
    Jazbinsek, M.
    Gunter, P.
    Waldow, M.
    Wahlbrink, T.
    Bolten, J.
    Fournier, M.
    Fedeli, J. M.
    Bogaerts, W.
    Yu, H.
    2013 15TH INTERNATIONAL CONFERENCE ON TRANSPARENT OPTICAL NETWORKS (ICTON 2013), 2013,
  • [37] A Low-Power High-Speed Hybrid Full Adder
    Mewada, Manan
    Zaveri, Mazad
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [38] Design and Implementation of a Low-Power, High-Speed Comparator
    Deepika, V.
    Singh, Sangeeta
    2ND INTERNATIONAL CONFERENCE ON NANOMATERIALS AND TECHNOLOGIES (CNT 2014), 2015, 10 : 314 - 322
  • [39] HIGH-SPEED LOW-POWER CMOS STATIC RAMS
    YASUI, T
    MASUHARA, T
    MINATO, O
    ELECTRONIC ENGINEERING, 1981, 53 (650): : 51 - &
  • [40] Low-Power and High-Speed DRAM Readout Scheme
    Sharroush, Sherif M.
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 791 - 794
12345