Dual-Purpose Hardware Algorithms and Architectures - Part 1: Floating-Point Division

被引:0
|
作者
Seo, Jihee [1 ,2 ]
Kim, Dae Hyun [2 ]
机构
[1] Synopsys Inc, Hillsboro, OR 97124 USA
[2] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99163 USA
来源
2023 IEEE 30TH SYMPOSIUM ON COMPUTER ARITHMETIC, ARITH 2023 | 2023年
关键词
Divider; Floating-Point Arithmetic; Online Division; ONLINE; DESIGN;
D O I
10.1109/ARITH58626.2023.00013
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Division is a time-consuming, but frequently-used arithmetic operation, so an enormous amount of effort has been made to improve the performance of dividers. Most of the division algorithms in the literature are offline algorithms that minimize the execution time of a single division, whereas some others are online algorithms that maximize the throughput (# divisions executed per time). In this paper, we propose an interval-analysis-based normal-binary floating-point division algorithm that can be used for both offline and online division. We implement two offline and four online dividers using the algorithm and compare them with recently-proposed offline and online dividers. The simulation results show that the offline versions are the best for a Binary64 offline division, whereas the online versions are the best for a Binary64 online division.
引用
收藏
页码:24 / 31
页数:8
相关论文
共 50 条
  • [31] Reduced latency IEEE floating-point standard adder architectures
    Beaumont-Smith, A.
    Burgess, N.
    Lefrere, S.
    Lim, C.C.
    Proceedings - Symposium on Computer Arithmetic, 1999, : 35 - 42
  • [32] SQUARE ROOTING ALGORITHMS FOR INTEGER AND FLOATING-POINT NUMBERS
    HASHEMIAN, R
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (08) : 1025 - 1029
  • [33] Fast algorithms for floating-point interval matrix multiplication
    Ozaki, Katsuhisa
    Ogita, Takeshi
    Rump, Siegfried M.
    Oishi, Shin'ichi
    JOURNAL OF COMPUTATIONAL AND APPLIED MATHEMATICS, 2012, 236 (07) : 1795 - 1814
  • [34] HARDWARE IMPLEMENTATION OF A FAST FLOATING-POINT ADDER FOR EMBEDDED SYSTEMS
    Cetin, Onursal
    Olmez, Emre
    Temurtas, Feyzullah
    Koklukaya, Etem
    ELECTRONICS WORLD, 2014, 120 (1938): : 16 - 22
  • [35] An Error Analysis Model for Floating-Point DFT Algorithms
    Reyes-Rodriguez, Violeta
    Jimenez, Manuel
    Rodriguez, Domingo
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 532 - 535
  • [36] A Reconfigurable Hardware Architecture for Miscellaneous Floating-Point Transcendental Functions
    Li, Peng
    Jin, Hongyi
    Xi, Wei
    Xu, Changbao
    Yao, Hao
    Huang, Kai
    ELECTRONICS, 2023, 12 (01)
  • [37] Optimized UD filtering algorithm for floating-point hardware execution
    Gonzalez, Rodrigo
    Sutter, Gustavo
    Daniel Patino, Hector
    2014 17TH INTERNATIONAL CONFERENCE ON INFORMATION FUSION (FUSION), 2014,
  • [38] ERROR ANALYSIS OF CERTAIN FLOATING-POINT ONLINE ALGORITHMS
    WATANUKI, O
    ERCEGOVAC, MD
    IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (04) : 352 - 358
  • [39] Hardware Designs for Decimal Floating-Point Addition and Related Operations
    Wang, Liang-Kai
    Schulte, Michael J.
    Thompson, John D.
    Jairam, Nandini
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (03) : 322 - 335
  • [40] A Hardware Implementation of the PID Algorithm Using Floating-Point Arithmetic
    Kulisz, Jozef
    Jokiel, Filip
    ELECTRONICS, 2024, 13 (08)