共 50 条
- [2] An Adaptive Single Event Upset (SFU)-Hardened Flip-Flop Design 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
- [4] A Layout-Based Rad-Hard DICE Flip-Flop Design JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (01): : 111 - 117
- [5] A Layout-Based Rad-Hard DICE Flip-Flop Design Journal of Electronic Testing, 2019, 35 : 111 - 117
- [9] F-DICE: A Multiple Node Upset Tolerant Flip-Flop for Highly Radioactive Environments PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 107 - 111
- [10] Upset of a flip-flop based counting circuit by EM transients 2001 IEEE EMC INTERNATIONAL SYMPOSIUM, VOLS 1 AND 2, 2001, : 233 - 238