A Discrete Selective Harmonic Elimination Formulation With Common-Mode Voltage Elimination Ability

被引:5
|
作者
Wu, Mingzhe [1 ]
Pan, Suna [2 ]
Wang, Kui [3 ]
Konstantinou, Georgios [4 ]
Pou, Josep [5 ]
Li, Yun Wei [6 ]
Yang, Kehu [2 ]
机构
[1] China Univ Min & Technol, Sch Mech & Elect Engn, Beijing 100083, Peoples R China
[2] China Univ Min & Technol Beijing, Sch Artificial Intelligence, Beijing 100083, Peoples R China
[3] Tsinghua Univ, Dept Elect Engn, State Key Lab Power Syst, Beijing 100084, Peoples R China
[4] Univ New South Wales, Sch Elect Engn & Telecommun, Sydney, NSW 2052, Australia
[5] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[6] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 1H9, Canada
基金
北京市自然科学基金;
关键词
Common-mode voltage (CMV); quadratic programming; selective harmonic elimination (SHE); PWM; REDUCTION;
D O I
10.1109/TPEL.2023.3348237
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Common-mode voltage (CMV) is harmful to high-power converter-fed drive systems, thus actively suppressing the CMV that is of great significance. Compared with CMV reduction, CMV elimination is a better choice as it can totally avoid the influence of CMV. In this letter, a discrete selective harmonic elimination (SHE) formulation with CMV elimination ability is proposed, which uses output voltage levels as variables to be optimized instead of switching angles as in conventional SHE models. In this formulation, the optimization objective is low-order harmonic elimination, while CMV elimination is used as a constraint. The output result is the complete full SHE- pulsewidth modulated waveform over one fundamental period, where selected low-order harmonics and CMV have both been eliminated. Experimental results verify the effectiveness of the proposed formulation, and some comparison results are also provided.
引用
收藏
页码:3962 / 3967
页数:6
相关论文
共 50 条
  • [41] Common-Mode Voltage Elimination with an Auxiliary Half-Bridge Circuit for Five-Level Active NPC Inverters
    Le, Quoc Anh
    Park, Do-Hyeon
    Lee, Dong-Choon
    JOURNAL OF POWER ELECTRONICS, 2017, 17 (04) : 923 - 932
  • [42] Recursive Selective Harmonic Elimination for Multilevel Inverters: Mathematical Formulation and Experimental Validation
    Buccella, Concettina
    Cimoroni, Maria Gabriella
    Cecati, Carlo
    Di Tommaso, Antonino Oscar
    Miceli, Rosario
    Nevoloso, Claudio
    Schettino, Giuseppe
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2023, 11 (02) : 2178 - 2189
  • [43] Elimination of common mode voltage in three phase sinusoidal power converters
    Julian, AL
    Lipo, TA
    Oriti, G
    PESC 96 RECORD - 27TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS I AND II, 1996, : 1968 - 1972
  • [44] A Common-Mode Voltage Elimination Method With Active Neutral Point Voltage Balancing Control for Three-Level T-Type Inverter
    Lak, Mohammadreza
    Chuang, Bing-Rong
    Lee, Tzung-Lin
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2022, 58 (06) : 7499 - 7514
  • [45] Harmonic Analysis of Common-Mode Voltage in Quasi-Z-Source Inverters
    Noroozi, Negar
    Yaghoubi, Mokhtar
    Davoodi, Amirali
    Ouni, Saeed
    Zolghadri, MohammadReza
    2019 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2019, : 1778 - 1783
  • [46] Common-Mode Voltage Elimination for Dual Two-Level Inverter-Fed Asymmetrical Six-Phase PMSM
    Shen, Zewei
    Jiang, Dong
    Liu, Zicheng
    Ye, Donglin
    Li, Jian
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (04) : 3828 - 3840
  • [47] Generalization of selective harmonic control/elimination
    Wells, JR
    Chapman, PL
    Krein, PT
    2005 IEEE 36TH POWER ELECTRONIC SPECIALISTS CONFERENCE (PESC), VOLS 1-3, 2005, : 1358 - 1363
  • [48] SELECTIVE HARMONIC ELIMINATION IN A CONVENTIONAL INVERTER
    Ghosh, Gautam
    Das, Saswata
    Banerjee, Sayan
    Kundu, Dibyojyoti
    Das, Shibaji
    Sen, Sabyasachi
    2017 8TH ANNUAL INDUSTRIAL AUTOMATION AND ELECTROMECHANICAL ENGINEERING CONFERENCE (IEMECON), 2017, : 324 - 327
  • [49] A multilevel inverter approach providing DC-link balancing, ride-through enhancement, and common-mode voltage elimination
    von Jouanne, A
    Dai, SO
    Zhang, HR
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (04) : 739 - 745
  • [50] SVPWM technique for common-mode voltage elimination of dual-winding fault-tolerant permanent magnet motor drives
    Baik, Jae-Hyuk
    Yun, Sang-Won
    Kim, Dong-Sik
    Kwon, Chun-Ki
    Yoo, Ji-Yoon
    JOURNAL OF POWER ELECTRONICS, 2020, 20 (03) : 710 - 719