Research for radiation-hardened high-voltage SOI LDMOS

被引:0
|
作者
Yanfei Li
Shaoli Zhu
Jianwei Wu
Genshen Hong
Zheng Xu
机构
[1] The th Research Institute of China Electronics Technology Group
关键词
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
摘要
Based on the silicon-on-insulator(SOI) technology and radiation-hardened silicon gate(RSG) process, a radiation-hardened high-voltage lateral double-diffused MOSFET(LDMOS) device is presented in this paper. With the gate supply voltage of 30 V, the LDMOS device has a gate oxide thickness of 120 nm, and the RSG process is effective in reducing the total ionizing dose(TID) radiation-induced threshold voltage shift. The p-type ion implantation process and gate-enclosed layout topology are used to prevent radiation-induced leakage current through a parasitic path under the bird’s beak and at the deep trench corner,and the device is compatible with high-voltage SOI CMOS process. In the proposed LDMOS, the total ionizing dose radiation degradation for the ON bias is more sensitive than the OFF bias. The experiment results show that the SOI LDMOS has a negative threshold voltage shift of 1.12 V, breakdown voltage of 135 V, and off-state leakage current of 0.92 pA/μm at an accumulated dose level of 100 krad(Si).
引用
收藏
页码:41 / 45
页数:5
相关论文
共 50 条
  • [41] An IO block array in a radiation-hardened SOI SRAM-based FPGA
    赵岩
    吴利华
    韩小炜
    李艳
    张倩莉
    陈亮
    张国全
    李建忠
    杨波
    高见头
    王剑
    李明
    刘贵宅
    张峰
    郭旭峰
    赵凯
    陈陵都
    于芳
    刘忠立
    半导体学报, 2012, 33 (01) : 137 - 143
  • [42] A Radiation-Hardened Dual-Direction SCR Based on LDMOS for ESD Protection in the Extreme Radiation Environment
    Wu, Ming
    Zhang, Chenchen
    Peng, Wei
    Xu, Jun
    Jin, Hu
    Zeng, Yun
    Chen, Zhuojun
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2020, 67 (04) : 708 - 715
  • [43] RADIATION-HARDENED JFET DEVICES AND CMOS CIRCUITS FABRICATED IN SOI FILMS.
    Tsaur, B-Y
    Sferrino, Y.J.
    Choi, H.K.
    Chen, C.K.
    Mountain, R.W.
    Schott, J.T.
    Shedd, W.M.
    LaPierre, D.C.
    Blanchard, R.
    IEEE Transactions on Nuclear Science, 1986, NS-33 (06)
  • [44] Impact of TID on Within-Wafer Variability of Radiation-Hardened SOI Wafers
    Zheng, Qiwen
    Cui, Jiangwei
    Yu, Xuefeng
    Li, Yudong
    Lu, Wu
    He, Chengfa
    Guo, Qi
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (07) : 1423 - 1429
  • [45] High voltage SOI LDMOS with a compound buried layer
    罗小蓉
    胡刚毅
    周坤
    蒋永恒
    王沛
    王琦
    罗尹春
    张波
    李肇基
    半导体学报, 2012, 33 (10) : 37 - 41
  • [46] High voltage SOI LDMOS with a compound buried layer
    Luo Xiaorong
    Hu Gangyi
    Zhou Kun
    Jiang Yongheng
    Wang Pei
    Wang Qi
    Luo Yinchun
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (10)
  • [47] RADIATION-HARDENED DEPOSITED OXIDES
    MEULENBERG, A
    COMSAT TECHNICAL REVIEW, 1988, 18 (02): : 269 - 282
  • [48] A radiation-hardened structured ASIC
    Flores, Richard S.
    Electronic Device Failure Analysis, 2006, 8 (02): : 28 - 34
  • [49] RADIATION-HARDENED ASPHALTITE COMPOSITES
    PERSINEN, AA
    TRUBYATCHINSKAYA, VN
    TOLMACHEVA, TP
    JOURNAL OF APPLIED CHEMISTRY OF THE USSR, 1981, 54 (02): : 203 - 206
  • [50] RADIATION-HARDENED MICROELECTRONICS FOR ACCELERATORS
    GOVER, JE
    FISCHER, TA
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (01) : 160 - 165