RISE TIME OPTIMIZATION OF HIGH-SPEED DIGITAL FANOUT CIRCUITS

被引：0

|

作者：

BARNA, A

机构：

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1969年 / SC 4卷 / 03期

关键词：

D O I：

10.1109/JSSC.1969.1049978

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：159 / &

相关论文

共 50 条

[41] Test and Characterization of High-Speed Circuits
Shaikh, Saghir
2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 38 - 38
[42] HIGH-SPEED AMPLIFIERS IN APPLICATION CIRCUITS
WILLIAMS, J
EDN, 1991, 36 (22) : 157 - &
[43] HIGH-SPEED MODULATION AND DEMODULATION CIRCUITS
ISHIO, H
SEKI, S
WASHIO, M
YAMASHITA, T
ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (02): : 82 - 90
[44] HIGH-SPEED COMPACT CIRCUITS WITH CMOS
KRAMBECK, RH
LEE, CM
LAW, HFS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) : 614 - 619
[45] TIME-DOMAIN CHARACTERIZATION OF INTERCONNECT DISCONTINUITIES IN HIGH-SPEED CIRCUITS
JONG, JM
TRIPATHI, VK
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (04): : 497 - 504
[46] NOVEL CIRCUITS FOR HIGH-SPEED ROMS
HARASZTI, TP
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (02) : 180 - 186
[47] TIME-DELAY COMPENSATION FOR HIGH-SPEED DIGITAL PROTECTION
KUMAR, BSA
IEEE TRANSACTIONS ON POWER DELIVERY, 1986, 1 (04) : 68 - 73
[48] MULTILEVEL MODELING AND OPTIMIZATION OF HIGH-SPEED BIPOLAR INTEGRATED-CIRCUITS AND VLSI
BUBENNIKOV, AN
MITYASHEV, BN
SADOVNIKOV, AD
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1985, 39-4 (02) : 73 - 77
[49] High-Speed Digital Design
Johnson, Howard
IEEE MICROWAVE MAGAZINE, 2011, 12 (05) : 42 - 50
[50] A HIGH-SPEED DIGITAL DIVIDER
DAVIS, GR
KING, TM
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1983, 32 (02) : 309 - 312

← 1 2 3 4 5 →