共 50 条
- [1] Jitter in deep sub-micron interconnect IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 84 - 89
- [2] Optimising bandwidth over deep sub-micron interconnect 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 193 - 196
- [4] A scaling scheme and optimization methodology for deep sub-micron interconnect INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 320 - 325
- [5] MOS and interconnect model extraction experiments in sub-micron technology ICEMI '97 - CONFERENCE PROCEEDINGS: THIRD INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, 1997, : 1 - 4
- [6] Thermal Issues in Deep Sub-Micron FDSOI Circuits 2016 12TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2016,
- [7] Integration of CMP into deep sub-micron multilevel metallization circuits CHEMICAL MECHANICAL PLANARIZATION I: PROCEEDINGS OF THE FIRST INTERNATIONAL SYMPOSIUM ON CHEMICAL MECHANICAL PLANARIZATION, 1997, 96 (22): : 47 - 58
- [9] Partitioned cache shadowing for deep sub-micron (DSM) regime 11TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2005, : 183 - 190