A Neural Net Associative Memory for Real-Time Applications

被引:3
|
作者
Heileman, Gregory L. [1 ]
Papadourakis, George M. [2 ]
Georgiopoulos, Michael [3 ]
机构
[1] Univ Cent Florida, Dept Comp Engn, Orlando, FL 32816 USA
[2] Univ Crete, Dept Comp Sci, Iraklion, Crete, Greece
[3] Univ Cent Florida, Dept Elect Engn, Orlando, FL 32816 USA
关键词
D O I
10.1162/neco.1990.2.1.107
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A parallel hardware implementation of the associative memory neural network introduced by Hopfield is described. The design utilizes the Geometric Arithmetic Parallel Processor (GAPP), a commercially available single-chip VLSI general-purpose array processor consisting of 72 processing elements. The ability to cascade these chips allows large arrays of processors to be easily constructed and used to implement the Hopfield network. The memory requirements and processing times of such arrays are analyzed based on the number of nodes in the network and the number of exemplar patterns. Compared with other digital implementations, this design yields significant improvements in runtime performance and offers the capability of using large neural network associative memories in real-time applications.
引用
收藏
页码:107 / 115
页数:9
相关论文
共 50 条
  • [31] Minimizing Stack and Communication Memory Usage in Real-Time Embedded Applications
    Zeng, Haibo
    Di Natale, Marco
    Zhu, Qi
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2014, 13
  • [32] A shared memory based interface of MARTe with EPICS for real-time applications
    Yun, Sangwon
    Neto, Andre C.
    Park, Mikyung
    Lee, Sangil
    Park, Kaprai
    FUSION ENGINEERING AND DESIGN, 2014, 89 (05) : 614 - 617
  • [33] Real-time support of flash memory file system for embedded applications
    Jain, Sudeep
    Lee, Yann-Hang
    FOURTH IEEE WORKSHOP ON SOFTWARE TECHNOLOGIES FOR FUTURE EMBEDDED AND UBIQUITOUS SYSTEMS AND THE SECOND INTERNATIONAL WORKSHOP ON COLLABORATIVE COMPUTING, INTEGRATION, AND ASSURANCE, PROCEEDINGS, 2006, : 69 - +
  • [34] Embedded FPGA memory requirements for real-time video processing applications
    Lawal, Najeem
    O'Nils, Mattias
    NORCHIP 2005, PROCEEDINGS, 2005, : 206 - 209
  • [35] Minimizing Stack Memory for Hard Real-time Applications on Multicore Platforms
    Dong, Chuansheng
    Zeng, Haibo
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [36] Real applications and real benefits in real-time
    Handby, GT
    AM/FM INTERNATIONAL CONFERENCE XIX, PROCEEDINGS - THRIVING IN AN AGE OF COMPETITION, 1996, : 165 - 171
  • [37] Artificial neural networks in real-time car detection and tracking applications
    Goerick, C
    Noll, D
    Werner, M
    PATTERN RECOGNITION LETTERS, 1996, 17 (04) : 335 - 343
  • [38] Neural Networks in RSCAD for Intelligent Real-Time Power System Applications
    Luitel, Bipul
    Venayagamoorthy, Ganesh Kumar
    2013 IEEE POWER AND ENERGY SOCIETY GENERAL MEETING (PES), 2013,
  • [39] ANIRA: An Architecture for Neural Network Inference in Real-Time Audio Applications
    Ackva, Valentin
    Schulz, Fares
    2024 IEEE 5TH INTERNATIONAL SYMPOSIUM ON THE INTERNET OF SOUNDS, IS2 2024, 2024, : 193 - 202
  • [40] Real-Time Inference of Neural Networks on FPGAs for Motor Control Applications
    Schindler, Tobias
    Dietz, Armin
    2020 10TH INTERNATIONAL ELECTRIC DRIVES PRODUCTION CONFERENCE (EDPC), 2020, : 318 - 323