ONE ALGORITHM OF PSEUDORANDOM TEST-GENERATION FOR LARGE COMBINATIONAL DEVICES

被引：0

|

作者：

ANDRJUKHIN, AI

SPERANSKIJ, DV

机构：

来源：

AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA | 1989年 / 03期

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

引用

收藏

页码：94 / 95

页数：2

相关论文

共 50 条

[21] AN AUTOMATIC TEST-GENERATION SYSTEM FOR LARGE DIGITAL CIRCUITS
FUNATSU, S
KAWAI, M
IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (05): : 54 - 60
[22] COMPLETE TEST-GENERATION METHOD FOR ALL STUCK-AT FAULTS IN COMBINATIONAL-CIRCUITS
GURAN, H
HALICI, U
INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (05) : 657 - 666
[23] An Effective Test Generation Algorithm for Combinational Circuits
王建潮
魏道政
Journal of Computer Science and Technology, 1986, (04) : 1 - 16
[24] NEST - A NONENUMERATIVE TEST-GENERATION METHOD FOR PATH DELAY FAULTS IN COMBINATIONAL-CIRCUITS
POMERANZ, I
REDDY, SM
UPPALURI, P
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (12) : 1505 - 1515
[25] SWITEST - A SWITCH-LEVEL TEST-GENERATION SYSTEM FOR CMOS COMBINATIONAL-CIRCUITS
LEE, KJ
NJINDA, CA
BREUER, MA
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (05) : 625 - 637
[26] TEST-GENERATION FOR MICROPROCESSORS
THATTE, SM
ABRAHAM, JA
IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (06) : 429 - 441
[27] TEST-GENERATION TECHNIQUES
AKERS, SB
COMPUTER, 1980, 13 (03) : 9 - 15
[28] Optimizing the flattened test-generation model for very large designs
Wohl, P
Waicukauski, J
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 681 - 690
[29] SPIRIT: A highly robust combinational test generation algorithm
Gizdarski, E
Fujiwara, H
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (12) : 1446 - 1458
[30] ALGORITHM FOR GENERATION OF TEST SETS FOR COMBINATIONAL LOGIC NETWORKS
WANG, DT
IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (07) : 742 - 746

← 1 2 3 4 5 →