EXPERIMENTAL IMPLEMENTATION OF SFQ NDRO CELLS AND 8-BIT ADC

被引：4
|
作者：
Kaplunenko, V. K. [2 ]
Khabipov, M. I. [2 ]
Khokhlov, D. Yu. [2 ]
Kirichenko, A. F. [1 ]
Koshelets, V. P. [2 ]
Kovtonyuk, S. A. [2 ]
机构：
[1] Moscow State Univ, Dept Phys, Moscow 119899, Gsp, Russia
[2] Russian Acad Sci, Inst Radio Engn & Elect, Makhovaya St 11, Moscow 103907, Gsp, Russia
来源：
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 1993年 / 3卷 / 01期
关键词：
D O I：
10.1109/77.233975
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Two Single Flux Quantum (SFQ) Logic elements have been designed, fabricated, and successfully tested: eight bit Analog to Digital Converter (ADC) and Non Destructive readout (NDRO) cells. Converter consists of input coil, comparator and reversible ripple counter. Two types of the input coils deferring by inductance and two types of the NDRO units also have been investigated: with direct and magnetic coupling between interferometers. The integrated circuits are fabricated using 4 gm Nb-AlOx-Nb trilayer technology with critical current density about 1000 A/cm. This technique allows to produce NDRO cells working up to 10 GHz frequency.
引用
收藏
页码：2662 / 2665
页数：4
相关论文
共 50 条
  • [21] AN 8-BIT VIDEO ADC INCORPORATING FOLDING AND INTERPOLATION TECHNIQUES
    VANDEGRIFT, REJ
    RUTTEN, IWJM
    VANDERVEEN, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 944 - 953
  • [22] An 8-bit 1Gsps CMOS pipeline ADC
    Kim, YJ
    Koo, JH
    Yun, WJ
    Lim, SI
    Kim, S
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 424 - 425
  • [23] A 160MSPS 8-bit pipeline based ADC
    Halder, S
    Ghosh, A
    Prasad, RS
    Chatterjeee, A
    Banerjee, S
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 313 - 318
  • [24] An 8-bit 12.5-GSample/s SiGe ADC
    Shohreh Ghetmiri
    C. A. T. Salama
    Analog Integrated Circuits and Signal Processing, 2010, 63 : 381 - 395
  • [25] On the implementation of melody recognition on 8-bit and 16-bit microcontrollers
    Jang, JSR
    Jang, YS
    ICICS-PCM 2003, VOLS 1-3, PROCEEDINGS, 2003, : 704 - 708
  • [26] An 8-bit 200 Ms/s 500 mW BiCMOS ADC
    Nishida, Y
    Sone, K
    Amano, K
    Matsuba, S
    Yukawa, A
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (02) : 328 - 333
  • [27] Design 8-bit neural ADC with exponential variable controlling threshold
    Cao Xin-liang
    Yu Ning-mei
    ICICTA: 2009 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTATION TECHNOLOGY AND AUTOMATION, VOL III, PROCEEDINGS, 2009, : 113 - 116
  • [28] Design of an efficient 8-bit Flash ADC for Optical Communication Receivers
    Hussain, Sarfraz
    Kumar, Manish
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 449 - 453
  • [29] SAMPLE SINE WAVES TO 250 MHZ WITH 8-BIT FLASH ADC
    GOODENOUGH, F
    ELECTRONIC DESIGN, 1988, 36 (11) : 59 - 61
  • [30] A 600 MSPS 8-bit folding ADC in 0.18μm CMOS
    Wang, ZY
    Pan, H
    Chang, CM
    Yu, HR
    Chang, MF
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 424 - 427
12345