CIRCUITS FOR PSEUDOEXHAUSTIVE TEST PATTERN GENERATION

被引：19
|
作者：
WANG, LT
MCCLUSKEY, EJ
机构：
[1] Stanford Univ, CA, USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1988年 / 7卷 / 10期
关键词：
Manu5cript received October 13; 1986; revised August 21. 1987. This work was supported in part by the National Science Foundation under Grant MCS-8200129 and in part by the AIDA Corporation under the Honors Co-operative Program (HCP) with Stanford University. The review of this paper was arranged by Associate Editor T. Williams;
D O I：
10.1109/43.7806
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
40
引用
收藏
页码：1068 / 1080
页数：13
相关论文
共 50 条
  • [1] RECURSIVE PSEUDOEXHAUSTIVE TEST PATTERN GENERATION
    RAJSKI, J
    TYSZER, J
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (12) : 1517 - 1521
  • [2] A COORDINATED APPROACH TO PARTITIONING AND TEST PATTERN GENERATION FOR PSEUDOEXHAUSTIVE TESTING
    JONE, WB
    PAPACHRISTOU, CA
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 525 - 530
  • [3] THE PSEUDOEXHAUSTIVE TEST OF SEQUENTIAL-CIRCUITS
    WUNDERLICH, HJ
    HELLEBRAND, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (01) : 26 - 33
  • [4] Novel test pattern generators for pseudoexhaustive testing
    Srinivasan, R
    Gupta, SK
    Breuer, MA
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (11) : 1228 - 1240
  • [5] Test pattern generation for combinational circuits
    Jisuanji Xuebao, 10 (788-793):
  • [6] PSEUDOEXHAUSTIVE TEST PATTERN GENERATOR WITH ENHANCED FAULT COVERAGE
    GOLAN, P
    NOVAK, O
    HLAVICKA, J
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (04) : 496 - 500
  • [7] Diagnostic test pattern generation for sequential circuits
    Hartanto, I
    Boppana, V
    Patel, JH
    Fuchs, WK
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 196 - 202
  • [8] Test Pattern Generation for the Combinational Representation of Asynchronous Circuits
    Dobai, Roland
    Gramatova, Elena
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 323 - 328
  • [9] A discussion on test pattern generation for FPGA - Implemented circuits
    Renovell, M
    Portal, JM
    Faure, P
    Figueras, J
    Zorian, Y
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 283 - 290
  • [10] A Discussion on Test Pattern Generation for FPGA—Implemented Circuits
    M. Renovell
    J.M. Portal
    P. Faure
    J. Figueras
    Y. Zorian
    Journal of Electronic Testing, 2001, 17 : 283 - 290
12345