共 50 条
- [2] Wordlength optimization of a pipelined FFT processor 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 501 - 503
- [3] A PIPELINED FFT PROCESSOR FOR FILTER BANK PROCESSING CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 520 - 525
- [4] Low Power Pipelined FFT Processor Architecture on FPGA 2018 9TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC2018), 2018, : 31 - 34
- [5] The GPS code acquisition based on pipelined FFT processor SECOND INTERNATIONAL CONFERENCE ON SPACE INFORMATION TECHNOLOGY, PTS 1-3, 2007, 6795
- [7] A genetic algorithm for the optimisation of a reconfigurable pipelined FFT processor 2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 104 - 108
- [8] FPGA implementation of Radix-22 Pipelined FFT Processor SIGNAL PROCESSING SYSTEMS, 2009, : 109 - +
- [9] A self-timed, pipelined floating point FFT processor architecture SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 33 - 36
- [10] A Low Area Pipelined FFT Processor for OFDM-Based Systems 2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 1243 - +