共 50 条
- [21] A new test pattern generation method for delay fault testing 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 296 - 301
- [22] An Efficient Test Pattern Generator for High Fault Coverage in Built-In-Self-Test Applications 2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
- [24] Fault localization on Test Coverage and Functional Issue for SoC Product with Combining Bench and Pattern Test 2024 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS, IPFA 2024, 2024,
- [25] Fault coverage of a long random test sequence estimated from a short simulation 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 391 - 398
- [27] Delay Fault Testing: Choosing Between Random SIC and Random MIC Test Sequences Journal of Electronic Testing, 2001, 17 : 233 - 241
- [28] Delay fault testing: Choosing between random SIC and random MIC test sequences IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2000, : 9 - 14
- [29] Delay fault testing: Choosing between random SIC and random MIC test sequences JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 233 - 241
- [30] Transition maximization techniques for enhancing the two-pattern fault coverage of pseudorandom test pattern generators 16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 430 - 437