FAULT COVERAGE AND TEST LENGTH ESTIMATION FOR RANDOM PATTERN TESTING

被引:14
|
作者
MAJUMDAR, A [1 ]
VRUDHULA, SBK [1 ]
机构
[1] UNIV ARIZONA,DEPT ELECT & COMP ENGN,TUCSON,AZ 85721
基金
美国国家科学基金会;
关键词
FAULT COVERAGE; TEST LENGTH; URN MODELS; OCCUPANCY; WAITING TIME;
D O I
10.1109/12.364535
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Fault coverage and test length estimation in circuits under random test is the subject of this paper. Testing by a sequence of random input patterns is viewed as sequential sampling of faults from a given fault universe. Based on this model, the probability mass function (pmf) of fault coverage and expressions for all its moments are derived. This provides a means for computing estimates of fault coverage as well as determining the accuracy of the estimates. Test length, viewed as waiting time on fault coverage, is analyzed next. We derive expressions for its pmf and its probability generating function (pgf). This allows computation of all the higher order moments. In particular, expressions for mean and variance of test length for any specified fault coverage are derived. This is a considerable enhancement of the state of the art in techniques for predicting test length as a function of fault coverage. It is shown that any moment of test length requires knowledge of all the moments of fault coverage, and hence, its pmf. For this reason, expressions for approximating its expected value and variance, for user specified error bounds, are also given. A methodology based on these results is outlined. Experiments carried out on several circuits demonstrate that this technique is capable of providing excellent predictions of test length. Furthermore it is shown, as with fault coverage prediction, that estimates of variances can be used to bound average test length quite effectively.
引用
收藏
页码:234 / 247
页数:14
相关论文
共 50 条
  • [21] A new test pattern generation method for delay fault testing
    Cremoux, S
    Fagot, C
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 296 - 301
  • [22] An Efficient Test Pattern Generator for High Fault Coverage in Built-In-Self-Test Applications
    Moorthy, P.
    Bharathy, S. Saranya
    2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
  • [23] Fault coverage of Constrained Random Test Selection for access control: A formal analysis
    Masood, Ammar
    Ghafoor, Arif
    Mathur, Aditya P.
    JOURNAL OF SYSTEMS AND SOFTWARE, 2010, 83 (12) : 2607 - 2617
  • [24] Fault localization on Test Coverage and Functional Issue for SoC Product with Combining Bench and Pattern Test
    Tian, Li
    Xiao, Nan
    Li, Ang
    Zheng, Shijun
    Bian, Haijiao
    Yang, Jianli
    2024 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS, IPFA 2024, 2024,
  • [25] Fault coverage of a long random test sequence estimated from a short simulation
    Prepin, V
    David, R
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 391 - 398
  • [26] TESTABILITY CONSIDERATION BASED ON A TEST PATTERN LENGTH ESTIMATION.
    Takasaki, Shigeru
    Systems and Computers in Japan, 1987, 18 (05) : 47 - 58
  • [27] Delay Fault Testing: Choosing Between Random SIC and Random MIC Test Sequences
    A. Virazel
    R. David
    P. Girard
    C. Landrault
    S. Pravossoudovitch
    Journal of Electronic Testing, 2001, 17 : 233 - 241
  • [28] Delay fault testing: Choosing between random SIC and random MIC test sequences
    Virazel, A
    David, R
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2000, : 9 - 14
  • [29] Delay fault testing: Choosing between random SIC and random MIC test sequences
    Virazel, A
    David, R
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 233 - 241
  • [30] Transition maximization techniques for enhancing the two-pattern fault coverage of pseudorandom test pattern generators
    Cockburn, BF
    Kwong, ALC
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 430 - 437