C-MOS AND COMPLEMENTARY ISOLATED BIPOLAR-TRANSISTOR MONOLITHIC INTEGRATION PROCESS

被引:5
|
作者
DARWISH, M [1 ]
TAUBENES.R [1 ]
机构
[1] HORLOGER SA,CTR ELECTR,NEUCHATEL,SWITZERLAND
关键词
D O I
10.1149/1.2401989
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
引用
收藏
页码:1119 / 1122
页数:4
相关论文
共 50 条
  • [41] PROCESS REFINEMENTS BRING C-MOS ON SAPPHIRE INTO COMMERCIAL USE
    CAPELL, A
    KNOBLOCK, D
    MATHER, L
    LOPP, L
    ELECTRONICS, 1977, 50 (11): : 99 - 105
  • [42] BELL-RINGER IC UNITES C-MOS, BIPOLAR CIRCUITS.
    Riess, Michael H.
    Electronics, 1982, 55 (14): : 147 - 150
  • [43] 33-GHZ MONOLITHIC CASCODE ALINAS/GAINAS HETEROJUNCTION BIPOLAR-TRANSISTOR FEEDBACK-AMPLIFIER
    RODWELL, M
    JENSEN, JF
    STANCHINA, WE
    METZGER, RA
    RENSCH, DB
    PIERCE, MW
    KARGODORIAN, TV
    ALLEN, YK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1378 - 1382
  • [44] STANDARD C-MOS DEVICES CAN OPERATE AS LATERAL BIPOLAR-TRANSISTORS
    GALLAGHER, RT
    ELECTRONICS-US, 1984, 57 (10): : 88 - 88
  • [45] C-MOS A-D CONVERTER SURGES TO BIPOLAR SPEED ON SAPPHIRE SUBSTRATE
    BUTCHER, DT
    ELECTRONICS, 1979, 52 (04): : 135 - 138
  • [46] FABRICATION OF AN NPM GALNAS/INP BIPOLAR-TRANSISTOR BY A 2-STEP EPITAXIAL PROCESS
    EMEIS, N
    BENEKING, H
    ELECTRONICS LETTERS, 1986, 22 (11) : 590 - 591
  • [47] SUBMICRON ALGAAS/GAAS HETEROJUNCTION BIPOLAR-TRANSISTOR PROCESS WITH HIGH-CURRENT GAIN
    LEE, WS
    ENOKI, T
    YAMAHATA, S
    MATSUOKA, Y
    ISHIBASHI, T
    INSTITUTE OF PHYSICS CONFERENCE SERIES, 1992, (120): : 329 - 334
  • [48] SELECTIVE LASER ANNEALING OPENS THE DOOR TO STACKED-TRANSISTOR C-MOS TECHNOLOGY
    GALLAGHER, RT
    ELECTRONICS-US, 1982, 55 (09): : 74 - +
  • [49] MODULAR APPROACH TO C-MOS TECHNOLOGY TAILORS PROCESS TO APPLICATION.
    Kokkonen, Kim
    Pashley, Richard
    1600, (57):
  • [50] SILICON GATES SPUR LINEAR C-MOS TO BIPOLAR SPEEDS, HOLD OFFSETS STABLE
    WOFFORD, L
    ELECTRONICS, 1982, 55 (06): : 137 - 140