PIPELINE ARCHITECTURES FOR RECURSIVE MORPHOLOGICAL OPERATIONS

被引:19
|
作者
SHIH, FY
KING, CT
PU, CC
机构
[1] NEW JERSEY INST TECHNOL,DEPT ELECT & COMP ENGN,NEWARK,NJ 07102
[2] NATL TSING HUA UNIV,DEPT COMP SCI,HSINCHU 300,TAIWAN
[3] NEW JERSEY INST TECHNOL,COMP VIS LAB,NEWARK,NJ 07102
[4] MING HSIN INST TECHNOL,DEPT INFORMAT MANAGEMENT,HSINCHU,TAIWAN
基金
美国国家科学基金会;
关键词
D O I
10.1109/83.350817
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, we introduce efficient pipeline architectures for the recursive morphological operations. The standard morphological operation is applied directly on the original input image and produces an output image. The order of image scanning in which the operator is applied to the input pixels is irrelevant. However, the intent of the recursive morphological operations is to feed back the output at the current scanning pixel to overwrite its corresponding input pixel to be considered into computation at the following scanning pixels. The resultant output image by recursive morphology inherently depends on the image scanning sequence. Two pipelined implementations of the recursive morphological operations are presented. The design of an application-specific systolic array is first introduced. The systolic array uses 3 n cells to process an n x n image in 6 n - 2 cycles. The cell utilization rate is 100%. Second, a parallel program implementing the recursive morphological operations and running on distributed-memory multicomputers is described. Performance of the program can be finely tuned by choosing appropriate partition parameters.
引用
收藏
页码:11 / 18
页数:8
相关论文
共 50 条
  • [1] Morphological operations in recursive neighbourhoods
    Jonker, PP
    PATTERN RECOGNITION LETTERS, 2004, 25 (05) : 527 - 541
  • [2] Fast implementation of binary morphological operations on hardware-efficient systolic architectures
    Malamas, EN
    Malamos, AG
    Varvarigou, TA
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 25 (01): : 79 - 93
  • [3] Fast Implementation of Binary Morphological Operations on Hardware-Efficient Systolic Architectures
    E.N. Malamas
    A.G. Malamos
    T.A. Varvarigou
    Journal of VLSI signal processing systems for signal, image and video technology, 2000, 25 : 79 - 93
  • [4] Recursive filtering on SIMD architectures
    Schaffer, R
    Hosemann, M
    Merker, R
    Fettweis, G
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 263 - 268
  • [5] OPTIMIZING PIPELINE OPERATIONS
    GOPAL, VN
    JOURNAL OF PETROLEUM TECHNOLOGY, 1980, 32 (11): : 2063 - 2067
  • [6] A CHIP SET FOR PIPELINE AND PARALLEL PIPELINE FFT ARCHITECTURES
    SZWARC, V
    DESORMEAUX, L
    WONG, W
    YEUNG, CPS
    CHAN, CH
    KWASNIEWSKI, TA
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 8 (03): : 253 - 265
  • [7] AFFINE PLANES WITH RECURSIVE OPERATIONS
    DEKKER, JCE
    NOTICES OF THE AMERICAN MATHEMATICAL SOCIETY, 1976, 23 (06): : A597 - A597
  • [8] RECURSIVE COMPLETE OPERATIONS ON WORDS
    SKORDEV, DG
    DOKLADI NA BOLGARSKATA AKADEMIYA NA NAUKITE, 1974, 27 (04): : 449 - 452
  • [10] Simulation architectures for information operations
    Allwright, A
    Gaertner, P
    BATTLESPACE DIGITIZATION AND NETWORK-CENTRIC SYSTEMS III, 2003, 5101 : 180 - 191