共 50 条
- [2] Fast implementation of binary morphological operations on hardware-efficient systolic architectures JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 25 (01): : 79 - 93
- [3] Fast Implementation of Binary Morphological Operations on Hardware-Efficient Systolic Architectures Journal of VLSI signal processing systems for signal, image and video technology, 2000, 25 : 79 - 93
- [4] Recursive filtering on SIMD architectures SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 263 - 268
- [6] A CHIP SET FOR PIPELINE AND PARALLEL PIPELINE FFT ARCHITECTURES JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 8 (03): : 253 - 265
- [7] AFFINE PLANES WITH RECURSIVE OPERATIONS NOTICES OF THE AMERICAN MATHEMATICAL SOCIETY, 1976, 23 (06): : A597 - A597
- [8] RECURSIVE COMPLETE OPERATIONS ON WORDS DOKLADI NA BOLGARSKATA AKADEMIYA NA NAUKITE, 1974, 27 (04): : 449 - 452
- [10] Simulation architectures for information operations BATTLESPACE DIGITIZATION AND NETWORK-CENTRIC SYSTEMS III, 2003, 5101 : 180 - 191