HIGH-SPEED BICMOS TECHNOLOGY WITH A BURIED TWIN WELL STRUCTURE

被引：13
|
作者：
IKEDA, T [1 ]
WATANABE, A [1 ]
NISHIO, Y [1 ]
MASUDA, I [1 ]
TAMBA, N [1 ]
ODAKA, M [1 ]
OGIUE, K [1 ]
机构：
[1] HITACHI LTD,CTR DEVICE DEV,OUME,TOKYO 198,JAPAN
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1987年 / 34卷 / 06期
关键词：
D O I：
10.1109/T-ED.1987.23085
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1304 / 1310
页数：7
相关论文
共 50 条
  • [31] High speed voltage follower for standard BiCMOS technology
    Barthélemy, H
    Kussener, E
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (07): : 727 - 732
  • [32] Substrate modeling for RF and high-speed bipolar/BiCMOS circuits
    Strähle, S
    Pfost, M
    PROCEEDINGS OF THE 2003 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2003, : 85 - 92
  • [33] HIGH-SPEED NC TECHNOLOGY
    HANAKI, Y
    RYOKI, M
    BULLETIN OF THE JAPAN SOCIETY OF PRECISION ENGINEERING, 1988, 22 (02): : 89 - 94
  • [34] High-speed sealift technology
    Kennell, C
    Lavis, DR
    Templeman, MT
    MARINE TECHNOLOGY AND SNAME NEWS, 1998, 35 (03): : 135 - 150
  • [35] A 5V complementary-SiGe BiCMOS technology for high-speed precision analog circuits
    El-Kareh, B
    Balster, S
    Leitz, W
    Steinmann, P
    Yasuda, H
    Corsi, M
    Dawoodi, K
    Dirnecker, C
    Foglietti, P
    Haeusler, A
    Menz, P
    Ramin, M
    Scharnagl, T
    Schiekofer, M
    Schober, M
    Schulz, U
    Swanson, L
    Tatman, D
    Waitschull, M
    Weijtmans, JW
    Willis, C
    PROCEEDINGS OF THE 2003 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2003, : 211 - 214
  • [36] Complementary SiGe BiCMOS facilitates precision high-speed analog
    Electronic Design, 2002, 50 (16)
  • [37] Design of an Integrated High-speed HBT-based Electroabsorption Modulator and Driver in SiGe BiCMOS Technology
    Fu, Enjin
    Koomson, Valencia Joyner
    Wu, Pengfei
    Deng, Shengling
    Huang, Z. Rena
    2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 37 - 40
  • [38] Interface controlled IDP process technology for 0.3 mu m high-speed bipolar and BICMOS LSIs
    Hashimoto, T
    Kumauchi, T
    Jinbo, T
    Watanabe, K
    Yoshida, E
    Miura, H
    Shiba, T
    Tamaki, Y
    PROCEEDINGS OF THE 1996 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1996, : 181 - 184
  • [39] Low voltage low power high-speed BiCMOS multiplier
    Cheng, Kuo-Hsing
    Yeha, Yu-Kwang
    Lian, Farn-Son
    Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 2
  • [40] LOW-POWER AND HIGH-SPEED BICMOS GATE ARRAYS
    NAKASHIBA, H
    YAMADA, K
    HATANO, T
    DENDA, A
    KUSUNOSE, N
    FUSE, E
    SASAKI, M
    NEC RESEARCH & DEVELOPMENT, 1987, (84): : 125 - 130
12345