ESD RELIABILITY AND PROTECTION SCHEMES IN SOI CMOS OUTPUT BUFFERS

被引:8
|
作者
CHAN, MS [1 ]
YUEN, SS [1 ]
MA, ZJ [1 ]
HUI, KY [1 ]
KO, PK [1 ]
HU, CM [1 ]
机构
[1] HONG KONG UNIV SCI & TECHNOL,HONG KONG,HONG KONG
关键词
CMOS integrated circuits - Electric currents - Electric discharges - Etching - Failure analysis - MOSFET devices - Oxides - Protection - Reliability - Silicon on insulator technology - Silicon wafers - Substrates;
D O I
10.1109/16.464414
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The electrostatic discharge (ESD) protection capability of SOI CMOS output buffers has been studied with Human Body Model (HEM) stresses. Experimental results show that the ESD voltage sustained by SOI CMOS buffers is only about half the voltage sustained by the bulk NMOS buffers. ESD discharge current in a SOI CMOS buffer is found to be absorbed by the NMOSFET alone. Also, SOI circuits display more serious reliability problem in handling negative ESD discharge current during bi-directional stresses, Most of the methods developed for bulk technology to improve ESD performance have minimal effects on SOI. A new Through Oxide Buffer ESD protection scheme is proposed as an alternative for SOI ESD protection, Zn order to improve ESD reliability, ESD protection circuitries can be fabricated on the SOI substrate instead of the top silicon thin film, after selectively etching through the buried oxide. This scheme also allows ESD protection strategies developed for bulk technology to be directly transferred to SOI substrate.
引用
收藏
页码:1816 / 1821
页数:6
相关论文
共 50 条
  • [1] ESD protection of single output buffers in advanced CMOS technologies
    Khazhinsky, MG
    Miller, JW
    Stockinger, M
    Weldon, JC
    JOURNAL OF ELECTROSTATICS, 2006, 64 (02) : 137 - 146
  • [2] CMOS-on-SOI ESD protection networks
    Voldman, S
    Schulz, R
    Howard, J
    Gross, V
    Wu, S
    Yapsir, A
    Sadana, D
    Hovel, H
    Walker, J
    Assaderaghi, F
    Chen, B
    Sun, JYC
    Shahidi, G
    JOURNAL OF ELECTROSTATICS, 1998, 42 (04) : 333 - 350
  • [3] CMOS-on-SOI ESD protection networks
    Voldman, S
    Schulz, R
    Howard, J
    Gross, V
    Wu, S
    Yapsir, A
    Sadana, D
    Hovel, H
    Walker, J
    Assaderaghi, F
    Chen, B
    Sun, JYC
    Shahidi, G
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1996, 1996, : 291 - 301
  • [4] Electrostatic discharge (ESD) protection for CMOS output buffers in scaled-down VLSI technology
    Industrial Technology Research Inst, , Hsinchu, Taiwan
    Microelectron Reliab, 4 (619-639):
  • [5] Electrostatic discharge (ESD) protection for CMOS output buffers in scaled-down VLSI technology
    Ker, MD
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (04): : 619 - 639
  • [6] Advanced SCR ESD protection circuits for CMOS/SOI nanotechnologies
    Mergens, MPJ
    Marichal, O
    Thijs, S
    Van Camp, B
    Russ, CC
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 481 - 488
  • [7] Comprehensive ESD protection approach in advanced CMOS SOI technologies
    Khazhinsky, Michael G.
    Stockinger, Michael
    Miller, James W.
    Weldon, James C.
    JOURNAL OF ELECTROSTATICS, 2006, 64 (11) : 720 - 729
  • [8] Reliability challenge of ESD protection: From planner SOI MOSFET to SOI FinFET
    Jiang, Yibo
    Bi, Hui
    Dong, Liangwei
    Li, Qinglong
    MODERN PHYSICS LETTERS B, 2017, 31 (19-21):
  • [9] NOVEL ESD PROTECTION FOR ADVANCED CMOS OUTPUT DRIVERS
    RIECK, G
    MANELY, R
    ELECTRICAL OVERSTRESS / ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 1989, 1989, : 182 - 189
  • [10] Secondary protection scheme for CMOS I/O buffers and core circuits and their ESD sensitivity
    Lee, MMO
    PROCEEDINGS OF THE 1997 6TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 1997, : 109 - 114