AN ANALYTIC IV MODEL FOR LIGHTLY DOPED DRAIN (LDD) MOSFET DEVICES

被引：0
|
作者：
HUANG, GS
WU, CY
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1987年 / 34卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1311 / 1322
页数：12
相关论文
共 50 条
  • [21] Double lightly doped drain (D-LDD) structure H-MESFET for MMIC applications
    NTT System Electronics Lab, Kanagawa, Japan
    IEEE Trans Microwave Theory Tech, 12 pt 2 (2229-2233):
  • [22] A physics-based short-channel SOI MOSFET model for fully-depleted single drain and LDD devices
    Chyau, CG
    Jang, SL
    Sheu, CJ
    SOLID-STATE ELECTRONICS, 2000, 44 (03) : 487 - 499
  • [23] AN ASYMMETRICAL LIGHTLY DOPED DRAIN (LDD) SELF-ALIGNED GATE HETEROSTRUCTURE FIELD-EFFECT TRANSISTOR
    AKINWANDE, AI
    VOLD, PJ
    GRIDER, DE
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (12) : 2450 - 2451
  • [24] Analytical model for saturation drain current and substrate current of fully overlapped LDD MOSFET
    Kumar, A
    Kalra, E
    Bose, S
    Singh, A
    Bindra, S
    Haldar, S
    Gupta, RS
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2001, 39 (11) : 731 - 737
  • [25] A D-LDD (Double Lightly-Doped Drain) structure H-MESFET for MMIC applications
    Yamane, Y
    Onodera, K
    Nittono, T
    Nishimura, K
    Yamasaki, K
    Kanda, A
    1997 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM: DIGEST OF TECHNICAL PAPERS, 1997, : 211 - 214
  • [26] Determination of LDD MOSFET drain resistance from device simulation
    Samudra, GS
    Seah, BP
    Ling, CH
    SOLID-STATE ELECTRONICS, 1996, 39 (05) : 753 - 758
  • [27] A D-LDD (double lightly-doped drain) structure H-MESFET for MMIC applications
    Yamane, Y
    Onodera, K
    Nittono, T
    Nishimura, K
    Yamasaki, K
    Kanda, A
    1997 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS I-III: HIGH FREQUENCIES IN HIGH PLACES, 1997, : 251 - 254
  • [28] DESIGN AND CHARACTERISTICS OF THE LIGHTLY DOPED DRAIN-SOURCE (LDD) INSULATED GATE FIELD-EFFECT TRANSISTOR
    OGURA, S
    TSANG, PJ
    WALKER, WW
    CRITCHLOW, DL
    SHEPARD, JF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (04) : 424 - 432
  • [29] DESIGN AND CHARACTERISTICS OF THE LIGHTLY DOPED DRAIN-SOURCE (LDD) INSULATED GATE FIELD-EFFECT TRANSISTOR
    OGURA, S
    TSANG, PJ
    WALKER, WW
    CRITCHLOW, DL
    SHEPARD, JF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) : 1359 - 1367
  • [30] AN ANALYTICAL MODEL FOR LIGHTLY DOPED DRAIN MOS-TRANSISTORS
    GHARABAGI, R
    KHALILI, A
    SHOLY, B
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (03) : 509 - 517
12345