PHyTM: Persistent Hybrid Transactional Memory

被引:1
|
作者
Avni, Hillel [1 ]
Brown, Trevor [2 ]
机构
[1] Huawei Technol, European Res Inst, Shenzhen, Peoples R China
[2] Univ Toronto, Toronto, ON M5S 1A1, Canada
来源
PROCEEDINGS OF THE VLDB ENDOWMENT | 2016年 / 10卷 / 04期
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Processors with hardware support for transactional memory (HTM) are rapidly becoming commonplace, and processor manufacturers are currently working on implementing support for upcoming non-volatile memory (NVM) technologies. The combination of HTM and NVM promises to be a natural choice for in-memory database synchronization. However, limitations on the size of hardware transactions and the lack of progress guarantees by modern HTM implementations prevent some applications from obtaining the full benefit of hardware transactional memory. In this paper, we propose a persistent hybrid TM algorithm called PHyTM for systems that support NVM and HTM. PHyTM allows hardware assisted ACID transactions to execute concurrently with pure software transactions, which allows applications to gain the benefit of persistent HTM while simultaneously accommodating unbounded transactions (with a high degree of concurrency). Experimental simulations demonstrate that PHyTM is fast and scalable for realistic workloads.
引用
收藏
页码:409 / 420
页数:12
相关论文
共 50 条
  • [31] Brief Announcement: Hybrid Time-Based Transactional Memory
    Felber, Pascal
    Fetzer, Christof
    Marlier, Patrick
    Nowack, Martin
    Riegel, Torvald
    DISTRIBUTED COMPUTING, 2010, 6343 : 124 - +
  • [32] An Effective Hybrid Transactional Memory System with Strong Isolation Guarantees
    Minh, Chi Cao
    Trautmann, Martin
    Chung, JaeWoong
    McDonald, Austen
    Bronson, Nathan
    Casper, Jared
    Kozyrakis, Christos
    Olukotun, Kunle
    ISCA'07: 34TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 2007, : 69 - 80
  • [33] Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory
    Matveev, Alexander
    Shavit, Nir
    ACM SIGPLAN NOTICES, 2015, 50 (04) : 59 - 71
  • [34] Analyzing Hybrid Transactional Memory Performance using Intel SDE
    Qayum, Mohammad A.
    Badawy, Abdel-Hameed A.
    Cook, Jeanine
    2017 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2017, : 627 - 628
  • [35] Lewat: A Lightweight, Efficient, and Wear-Aware Transactional Persistent Memory System
    Huang, Kaixin
    Li, Sumin
    Huang, Linpeng
    Tan, Kian-Lee
    Mei, Hong
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2021, 32 (03) : 649 - 664
  • [36] Transactional memory
    Grahn, Hakan
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2010, 70 (10) : 993 - 1008
  • [37] Transactional memory
    Larus, James
    Kozyrakis, Christos
    COMMUNICATIONS OF THE ACM, 2008, 51 (07) : 80 - 88
  • [38] Parallization of Adaboost Algorithm Through Hybrid MPI/OpenMP and Transactional Memory
    Zeng, Kun
    Tang, Yuhua
    Liu, Fudong
    PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 94 - 100
  • [39] A low-overhead profiling and visualization framework for Hybrid Transactional Memory
    Arcas, Oriol
    Kirchhofer, Philipp
    Soenmez, Nehir
    Schindewolf, Martin
    Unsal, Osman S.
    Karl, Wolfgang
    Cristal, Adrian
    2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 1 - 8
  • [40] DRPTM: A Decoupled Read-efficient High-scalable Persistent Transactional Memory
    Liang, Wenkai
    Hu, Hao
    Zou, Xiangyu
    Xia, Wen
    Pan, Yanqi
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,