NUMERICAL SOLUTIONS FOR A ONE-DIMENSIONAL SILICON N-P-N TRANSISTOR

被引：53
|
作者：
GOKHALE, BV
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1970年 / ED17卷 / 08期
关键词：
D O I：
10.1109/T-ED.1970.17036
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：594 / &
相关论文
共 50 条
  • [21] Supramolecular One-Dimensional n/p-Nanofibers
    Alberto Insuasty
    Carmen Atienza
    Juan Luis López
    Juan Marco-Martínez
    Santiago Casado
    Avishek Saha
    Dirk M. Guldi
    Nazario Martín
    Scientific Reports, 5
  • [22] Supramolecular One-Dimensional n/p-Nanofibers
    Insuasty, Alberto
    Atienza, Carmen
    Luis Lopez, Juan
    Marco-Martinez, Juan
    Casado, Santiago
    Saha, Avishek
    Guldi, Dirk M.
    Martin, Nazario
    SCIENTIFIC REPORTS, 2015, 5
  • [23] INTEGRATED 3-D MAGNETIC SENSOR BASED ON AN N-P-N TRANSISTOR
    KORDIC, S
    IEEE ELECTRON DEVICE LETTERS, 1986, 7 (03) : 196 - 198
  • [24] OPTICAL DETERMINATION OF BASE WIDTH IN GROWN N-P-N SILICON CRYSTALS
    FOWLER, A
    LEVESQUE, P
    JOURNAL OF APPLIED PHYSICS, 1955, 26 (05) : 641 - 642
  • [25] PUSH-OUT EFFECT IN SILICON N-P-N DIFFUSED TRANSISTORS
    LEE, DB
    PHILIPS RESEARCH REPORTS, 1974, : 1 - 131
  • [26] High efficient silicon phase modulator based on n-p-n configuration
    Mao, A.
    Liu, J.
    Gao, D.
    Zhou, Z.
    ELECTRONICS LETTERS, 2008, 44 (06) : 438 - 440
  • [27] N-P-N SILICON LATERAL PHOTOTRANSISTORS FOR HYBRID INTEGRATED OPTICAL CIRCUITS
    HUANG, SY
    ESENER, S
    LEE, SH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (04) : 433 - 441
  • [28] High efficient silicon phase modulator based on n-p-n configuration
    Mao, A.
    Liu, J.
    Gao, D.
    Zhou, Z.
    ELECTRONICS LETTERS, 2009, : 48 - 49
  • [29] Accurate two-dimensional modelling of the titanium silicide process with an application to a thin base n-p-n bipolar transistor
    Fornara, P
    Denorme, S
    de Berranger, E
    Mathiot, D
    Mouis, M
    Poncet, A
    MICROELECTRONICS JOURNAL, 1998, 29 (03) : 71 - 81
  • [30] N-p-n bipolar-junction-transistor detector with integrated p-n-p biasing transistor - feasibility study, design and first experimental results
    Verzellesi, G
    Bergamini, D
    Dalla Betta, GF
    Piemonte, C
    Boscardin, M
    Bosisio, L
    Bettarini, S
    Batignani, G
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (02) : 194 - 200
12345