WAFER BONDING TECHNOLOGY FOR SILICON-ON-INSULATOR APPLICATIONS - A REVIEW

被引：33

作者：

MITANI, K ^{[1
]}

GOSELE, UM ^{[1
]}

机构：

[1] SHIN ETSU HANDOTAI RES & DEV,ANNAKA,GUNMA 37901,JAPAN

来源：

JOURNAL OF ELECTRONIC MATERIALS | 1992年 / 21卷 / 07期

关键词：

WAFER BONDING; BONDING INTERFACE; BONDING STRENGTH; BUBBLES; SILICON-ON-INSULATOR (SOI); POLISH-STOP; ETCH-STOP; MICRO-CLEANROOM SET-UP; CRACK-OPENING METHOD;

D O I：

10.1007/BF02655594

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The status of wafer bonding technology especially for silicon-on-insulator (SOI) materials is reviewed. General advantages of wafer bonding as well as specific problems of wafer bonding, such as interface bubble formation, and solutions for these problems are discussed. The specific requirements for SOI materials in terms of SOI layer thickness and the appropriate thinning procedures are dealt with. Interface properties such as bonding strength and electrical properties are also reviewed. Various device results are mentioned.

引用

页码：669 / 676

页数：8

共 50 条

[21] SILICON ON INSULATOR MATERIAL BY WAFER BONDING
HARENDT, C
HUNT, CE
APPEL, W
GRAF, HG
HOFFLINGER, B
PENTEKER, E
JOURNAL OF ELECTRONIC MATERIALS, 1991, 20 (03) : 267 - 277
[22] CONTACTLESS EVALUATION USING A LASER MICROWAVE METHOD FOR THE SILICON-ON-INSULATOR MADE BY WAFER BONDING
USAMI, A
NAKAI, T
FUJIWARA, H
ISHIGAMI, S
WADA, T
IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (09) : 1043 - 1048
[23] TRENDS IN SILICON-ON-INSULATOR TECHNOLOGY
COLINGE, JP
MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 795 - 802
[24] Process for extremely thin silicon-on-insulator wafer
Usenko, AY
Carr, WN
Chen, B
NANOTECH 2003, VOL 1, 2003, : 546 - 549
[25] SILICON-ON-INSULATOR MATERIAL TECHNOLOGY
BRUEL, M
ELECTRONICS LETTERS, 1995, 31 (14) : 1201 - 1202
[26] SILICON-ON-INSULATOR AND DEVICE APPLICATIONS
PARTRIDGE, SL
GEC JOURNAL OF RESEARCH, 1986, 4 (03): : 165 - 173
[27] OXIDATION STACKING-FAULTS IN SIMOX AND SILICON-ON-INSULATOR STRUCTURES OBTAINED BY WAFER-BONDING
BOUSSEYSAID, J
GUILLEMOT, N
STOEMENOS, J
TSOUKALAS, D
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1993, 140 (02) : 544 - 548
[28] STRUCTURAL EVALUATION OF SILICON-ON-INSULATOR FABRICATED BY A DIRECT WAFER BONDING AND NUMERICALLY CONTROLLED POLISHING TECHNIQUE
YAMADA, A
JIANG, BL
ROZGONYI, GA
SHIROTORI, H
OKABAYASHI, O
KAWASHIMA, M
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (08) : 2468 - 2474
[29] Iron segregation in silicon-on-insulator wafer with polysilicon interlayer
Yli-Koski, M.
Haarahiltunen, A.
Hintsala, J.
Savin, H.
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2012, 209 (04): : 724 - 726
[30] THE BENEFITS OF BONDING - SILICON-ON-INSULATOR FOR BIPOLAR ICS
SAUL, P
IEE REVIEW, 1994, 40 (06): : 263 - 266

← 1 2 3 4 5 →