A SYSTEMATIC DESIGN OF DFT SYSTOLIC PROCESSORS

被引：0
|
作者：
KANEVSKY, YS
KORCHEV, DV
机构：
来源：
IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA | 1990年 / 33卷 / 09期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：61 / 66
页数：6
相关论文
共 50 条
  • [41] Design of Nonvolatile Processors and Applications
    Su, Fang
    Wang, Zhibo
    Li, Jinyang
    Chang, Meng-Fan
    Liu, Yongpan
    2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
  • [42] A new convolutional formulation of the DFT and efficient systolic implementation
    Kumar Meher, Pramod
    TENCON 2005 - 2005 IEEE REGION 10 CONFERENCE, VOLS 1-5, 2006, : 1460 - 1464
  • [43] Orbital Systolic Algorithms and Array Processors for Solution of the Algebraic Path Problem
    Sedukhin, Stanislav G.
    Miyazaki, Toshiaki
    Kuroda, Kenichi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (03) : 534 - 541
  • [44] FREQUENCY-MULTIPLEXED AND PIPELINED ITERATIVE OPTICAL SYSTOLIC ARRAY PROCESSORS
    CASASENT, D
    JACKSON, J
    NEUMAN, C
    APPLIED OPTICS, 1983, 22 (01): : 115 - 124
  • [45] Fastest linearly independent arithmetic transforms and their calculation on systolic array processors
    Lozano, C. C.
    Falkowski, J.
    IET CIRCUITS DEVICES & SYSTEMS, 2007, 1 (02) : 181 - 192
  • [46] ON THE DESIGN OF SYSTOLIC ARRAYS
    DJIDJEV, HN
    DOKLADI NA BOLGARSKATA AKADEMIYA NA NAUKITE, 1986, 39 (11): : 29 - 32
  • [47] Systematic design of systolic correlators with application to parallel Blackman-Tukey spectral estimation
    Alwan, NAS
    COMPUTING, 2001, 66 (04) : 395 - 412
  • [48] Design of a fully-pipelined systolic array for flexible transposition-free VLSI of 2-D DFT
    Meher, PK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (02): : 85 - 89
  • [49] Design of diffractive elements for photonic processors
    Mait, JN
    Prather, DW
    Shoop, BL
    THIRTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1997, : 496 - 500
  • [50] Diversity: A Design Goal for Heterogeneous Processors
    Tomusk, Erik
    Dubach, Christophe
    O'Boyle, Michael
    IEEE COMPUTER ARCHITECTURE LETTERS, 2016, 15 (02) : 81 - 84
12345