UNIVERSAL ATM VIDEO CODING ARCHITECTURE

被引：0
|
作者：
DAGOSTINO, S
DAVID, J
HEISS, R
VERBIEST, W
机构：
来源：
ELECTRICAL COMMUNICATION | 1990年 / 64卷 / 2-3期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Alcatel has developed a universal architecture for coding video signals in an ATM network. Variable bit rate coding is used to minimise the load on the network, while cell loss concealment is used to reduce the affect of impairments. Two compact video codecs which use this architecture are now under development.
引用
收藏
页码：186 / 193
页数：8
相关论文
共 50 条
  • [31] VBR WAVELET VIDEO CODING AND ITS RATE CONTROL IN ATM NETWORKS
    Lin Gang Tian Tiehong Liu Zemin(P.O.Box 96
    JournalofElectronics(China), 2000, (03) : 219 - 224
  • [32] A parallel memory architecture for video coding附视频
    Jianying PENG Xiaolang YAN Dexian LI Lizhong CHEN Institute of VLSI Design Zhejiang University Hangzhou China
    Journal of Zhejiang University(Science A:An International Applied Physics & Engineering Journal), 2008, (12) : 1644 - 1655
  • [33] A Reconfigurable Architecture for Discrete Cosine Transform in Video Coding
    Zheng, Mingkui
    Zheng, Jingyi
    Chen, Zhifeng
    Wu, Linhuang
    Yang, Xiuzhi
    Ling, Nam
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2020, 30 (03) : 810 - 821
  • [34] Video coding tools and their impact on compression engine architecture
    Rao, Ajit V.
    23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 458 - 463
  • [35] A novel coding architecture for digital video surveillance applications
    Shen, YH
    Liu, JL
    2003 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOL 1 AND 2, PROCEEDINGS, 2003, : 1860 - 1863
  • [36] A VLSI architecture for advanced video coding motion estimation
    Yap, SY
    McCanny, JV
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 293 - 301
  • [37] VLSI architecture for a very low bitrate video coding
    Jiang, Ke
    Zhang, Qianling
    Tang, Tingao
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1999, 27 (11): : 53 - 56
  • [38] Architecture for video coding on a processor with an ARM and DSP cores
    Huang, Yung-Sung
    Chieu, Bin-Chang
    MULTIMEDIA TOOLS AND APPLICATIONS, 2011, 54 (02) : 527 - 543
  • [39] Efficient architecture and design of an embedded video coding engine
    Chen, J
    Liu, KJR
    IEEE TRANSACTIONS ON MULTIMEDIA, 2001, 3 (03) : 285 - 297
  • [40] A PARALLEL ARCHITECTURE FOR REAL-TIME VIDEO CODING
    DESA, L
    SILVA, V
    PERDIGAO, F
    FARIA, S
    ASSUNCAO, P
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 439 - 445
12345