ASIC DESIGN - PROGRESS IN THE GDR

被引:0
|
作者
SUEHNEL, C
机构
[1] Central Institute for Cybernetics and Information Processes, 8027 Dresden
关键词
ASICs; microsystems; semicustom design;
D O I
10.1016/0141-9331(90)90053-X
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper presents the most important systems for ASIC design developed in the GDR. Hardware is available in modern CMOS technologies at several process levels. The design process is supported by state-of-the-art CAD systems. These systems ensure the correct sequence of the design steps and application of design data. In turn they allow for structural test by means of the level-sensitive scan design method. The test-patterns required are generated by using the circuit description. The design process is demonstrated by the design of gate arrays for digital sound broadcasting equipment. © 1990.
引用
收藏
页码:531 / 541
页数:11
相关论文
共 50 条
  • [41] Considerations on Teaching Digital ASIC Design
    Puhm, Andreas
    Roessler, Peter
    2014 IEEE/ASME 10TH INTERNATIONAL CONFERENCE ON MECHATRONIC AND EMBEDDED SYSTEMS AND APPLICATIONS (MESA 2014), 2014,
  • [42] Design-for-test methodologies and tools for ASIC design
    Strickland, Terry
    Electronic Products (Garden City, New York), 1995, 38 (01):
  • [43] ASIC Design of M13
    葛宁
    High Technology Letters, 1996, (02) : 21 - 24
  • [44] EXPERT SYSTEM POLISHES ASIC DESIGN
    ROSENBLATT, A
    ELECTRONIC PRODUCTS MAGAZINE, 1987, 30 (05): : 16 - 16
  • [45] VIDEL - AN INDEPENDENT APPROACH TO ASIC DESIGN
    DYER, S
    ELECTRONIC ENGINEERING, 1988, 60 (740): : 33 - &
  • [46] Design and Implementation of Pipelined DRR ASIC
    Hsiao, Yi-Mao
    Chen, Ming-Jen
    Chen, Yier
    Chu, Yuan-Sun
    Wu, Cheng-Shong
    2008 14TH ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS, (APCC), VOLS 1 AND 2, 2008, : 483 - 486
  • [47] ASIC Design-Wettwerb 2009
    不详
    ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2009, 126 (05): : A33 - A33
  • [48] A PWL ASIC Design for Maximum Throughput
    Lifschitz, O. D.
    Julian, P.
    Agamennoni, O.
    2013 7TH ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA), 2013, : 92 - 95
  • [49] Rules and suggestions for ASIC design in HDL
    Yang, JT
    2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 1744 - 1747
  • [50] Design of a modular and mixed neuromimetic ASIC
    Tomas, J.
    Bomat, Y.
    Saighi, S.
    Levi, T.
    Renaud, S.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 946 - 949