PROCESS MODEL AND CHARACTERIZATION OF NEW SUB-MICRON CHANNEL MOS DEVICE

被引:0
|
作者
RAGSDALE, S [1 ]
YAMAGUCHI, T [1 ]
LUST, ML [1 ]
SATO, S [1 ]
机构
[1] TEKTRONIX INC,APPL RES GRP,BEAVERTON,OR 97005
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
引用
收藏
页码:C123 / C123
页数:1
相关论文
共 50 条
  • [1] An Analytical Model of Short Channel Effects in Sub-Micron MOS Devices
    Singh, Ajay Kumar
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2007, 2 (04): : 331 - 349
  • [2] PROCESS DESIGN OPTIMIZATION FOR SUB-MICRON MOS DEVICES
    SHIBATA, T
    KONAKA, M
    MIMURA, S
    DANG, R
    IIZUKA, H
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1981, 128 (03) : C101 - C101
  • [3] METHODOLOGY FOR SUB-MICRON DEVICE MODEL DEVELOPMENT
    MARASH, V
    DUTTON, RW
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (02) : 299 - 306
  • [4] Punchthrough currents in sub-micron short channel MOS transistors
    Fu, KY
    Tsang, YL
    SOLID-STATE ELECTRONICS, 1997, 41 (03) : 435 - 439
  • [5] CHARACTERISTICS OF SUB-MICRON MOS DEVICES
    HAGIWARA, T
    DENKI KAGAKU, 1982, 50 (07): : 617 - 623
  • [6] MOS and interconnect model extraction experiments in sub-micron technology
    Sicard, E
    Delmas, S
    Dupire, M
    ICEMI '97 - CONFERENCE PROCEEDINGS: THIRD INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, 1997, : 1 - 4
  • [7] A New Unified Model for Channel Thermal Noise of Deep Sub-micron RFCMOSC
    Ong, S. N.
    Chew, K. W. J.
    Yeo, K. S.
    Chan, L. H. K.
    Loo, X. S.
    Boon, C. C.
    Do, M. A.
    2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY: SYNERGY OF RF AND IC TECHNOLOGIES, PROCEEDINGS, 2009, : 280 - 283
  • [8] New two-dimensional dopant delineation techniques for sub-micron, device characterization
    Spinella, C
    SOLID-STATE ELECTRONICS, 1998, 42 (05) : A55 - A64
  • [9] A REVIEW OF SUB-MICRON DEVICE MODELING
    CHATTERJEE, PK
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1981, 128 (03) : C100 - C100
  • [10] MICRON AND SUB-MICRON LITHOGRAPHY FOR VLSI DEVICE FABRICATION
    VARNELL, GL
    SCANNING ELECTRON MICROSCOPY, 1981, : 343 - 350