RESPONSE TO A NOTE ON BIT-COUNTING HARDWARE FOR PARALLEL PROCESSORS

被引：0
|
作者：
REEVES, AP
机构：
来源：
COMPUTER GRAPHICS AND IMAGE PROCESSING | 1981年 / 17卷 / 02期
关键词：
D O I：
10.1016/0146-664X(81)90027-7
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：187 / 188
页数：2
相关论文
共 46 条
  • [21] REDUCING NETWORK HARDWARE QUANTITY BY EMPLOYING MULTIPROCESSOR CLUSTER STRUCTURE IN DISTRIBUTED MEMORY PARALLEL PROCESSORS
    HAMANAKA, N
    NAKAGOSHI, J
    TANAKA, T
    LECTURE NOTES IN COMPUTER SCIENCE, 1992, 634 : 25 - 30
  • [22] A Hardware Implementation of Word-Parallel Bit-Serial Polynomial Basis Multiplier
    Cho, Yong Suk
    Choi, Jae Yeon
    COMPUTER APPLICATIONS FOR GRAPHICS, GRID COMPUTING, AND INDUSTRIAL ENVIRONMENT, 2012, 351 : 176 - +
  • [23] The Method to Optimize Structural, Hardware and lime Complexities Characteristics Multi-Bit Adders of Special Processors for Data Encryption
    Krulikovskyi, Boris
    Vozna, Nataliia
    Kimak, Volodymyr
    Davletova, Alina
    2016 13TH INTERNATIONAL CONFERENCE ON MODERN PROBLEMS OF RADIO ENGINEERING, TELECOMMUNICATIONS AND COMPUTER SCIENCE (TCSET), 2016, : 455 - 459
  • [24] Parallel processing speed increase of the one-bit auto-correlation function in hardware
    Huber, Nicolas
    Hromalik-Pouchet, M. S.
    Carozzi, T. D.
    Gough, M. P.
    Buckley, A. M.
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (03) : 297 - 307
  • [25] Hardware-In-The Loop Emulation for Agile Co-Design of Parallel Ultra-Low Power IoT Processors
    Valente, Luca
    Rossi, Davide
    Benini, Luca
    PROCEEDINGS OF THE 2021 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2021, : 96 - 101
  • [26] Bit-parallel arithmetic implementations over finite fields GF(2m) with reconfigurable hardware
    Imaña, JL
    ACTA APPLICANDAE MATHEMATICAE, 2002, 73 (03) : 337 - 356
  • [27] A Highly Parallel Hardware Architecture of Table-Based CABAC Bit Rate Estimator in an HEVC Intra Encoder
    Zhang, Yuanzhi
    Lu, Chao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2019, 29 (05) : 1544 - 1558
  • [28] Hardware implementation of an approximate string matching algorithm using bit parallel processing for text information retrieval systems
    Layer, C
    Pfleiderer, HJ
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 193 - 198
  • [29] A Dedicated Bit-serial Hardware Neuron for Massively-Parallel Neural Networks in Fast Epilepsy Diagnosis
    Kueh, Si Mon
    Kazmierski, Tom
    2017 IEEE-NIH HEALTHCARE INNOVATIONS AND POINT OF CARE TECHNOLOGIES (HI-POCT), 2017, : 105 - 108
  • [30] Bit-Parallel Arithmetic Implementations over Finite Fields GF(2m) with Reconfigurable Hardware
    José Luis Imaña
    Acta Applicandae Mathematica, 2002, 73 : 337 - 356
12345