APPROACH TO BUILT-IN TESTING

被引：4
|
作者：
SAEKS, R
机构：
来源：
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS | 1978年 / 14卷 / 05期
关键词：
D O I：
10.1109/TAES.1978.308633
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
引用
收藏
页码：813 / 818
页数：6
相关论文
共 50 条
  • [41] Built-In Self-Heating Thermal Testing of FPGAs
    Amouri, Abdulazim
    Hepp, Jochen
    Tahoori, Mehdi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (09) : 1546 - 1556
  • [42] An on-chip spectrum analyzer for analog built-in testing
    Méndez-Rivera, MG
    Valdes-Garcia, A
    Silva-Martinez, J
    Sánchez-Sinencio, E
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (03): : 205 - 219
  • [43] Combining Built-In Redundancy Analysis with ECC for Memory Testing
    Romain, Luc
    Nordmann, Paul-Patrick
    Nadeau-Dostie, Benoit
    Schramm, Lori
    Keim, Martin
    IEEE EUROPEAN TEST SYMPOSIUM, ETS 2024, 2024,
  • [44] An On-Chip Spectrum Analyzer for Analog Built-In Testing
    Marcia G. Méndez-Rivera
    Alberto Valdes-Garcia
    Jose Silva-Martinez
    Edgar Sánchez-Sinencio
    Journal of Electronic Testing, 2005, 21 : 205 - 219
  • [45] Structural Approach for Built-in Tests In RF Devices
    Mannath, Deepa
    Webster, Dallas
    Montano-Martinez, Victor
    Cohen, David
    Kush, Shai
    Ganesan, Thiagarajan
    Sontakke, Adesh
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [46] BUILT-IN TESTING OF MEMORY USING AN ON-CHIP COMPACT TESTING SCHEME.
    Kinoshita, Kozo
    Saluja, Kewal K.
    1600, (C-35):
  • [47] Parallel architecture for generalized LFSR in LSI built-in self testing
    Matsushima, TK
    Matsushima, T
    Hirasawa, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (06) : 1252 - 1261
  • [48] Interferometric radar for testing large structures with a built-in seismic accelerometer
    Pieraccini, M.
    Dei, D.
    Mecatti, D.
    SENSORS AND ACTUATORS A-PHYSICAL, 2013, 204 : 25 - 30
  • [49] Built-in current sensor for IDDQ testing in deep submicron CMOS
    Calin, T
    Anghel, L
    Nicolaidis, M
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 135 - 142
  • [50] Structural RFIC device testing through built-in thermal monitoring
    Altet, J
    Rubio, A
    Rosselló, JL
    Segura, J
    IEEE COMMUNICATIONS MAGAZINE, 2003, 41 (09) : 98 - 104
12345