AN RNS TO BINARY CONVERTER IN A 3 MODULI SET WITH COMMON FACTORS

被引:28
|
作者
PREMKUMAR, AB
机构
[1] School of Applied Sciences, Division of Computer Engineering, Nanyang Technological University
关键词
Algorithms - Computer hardware - Digital arithmetic - Digital signal processing - Fault tolerant computer systems - Logic circuits - Mathematical techniques - Parallel processing systems - Table lookup;
D O I
10.1109/82.378047
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a residue number to Binary converter that converts numbers in the moduli set 2n + 2, 2n + 1, 2n with 2 as a common factor. An algorithm and a hardware implementation for the converter are proposed. The hardware implementation uses Chinese Remainder Theorem (CRT) and this has been made possible by mapping the moduli set into a pairwise relatively prime integers to satisfy CRT requirements. Properties of modular arithmetic are used to reduce the complexity of the multipliers in the proposed hardware. The converter does not use any explicit module operation in the evaluation as is normally done in implementations that use CRT.
引用
收藏
页码:298 / 301
页数:4
相关论文
共 50 条
  • [21] A New Comparison Algorithm for General 4-Moduli Set RNS
    Ejlali, Tara
    Eshghi, Mohammad
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 82 - 85
  • [22] A High Performance Hardware Based RNS-to-Binary Converter
    Karthik, K. M.
    Vun, C. H.
    2014 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2014, : 149 - 150
  • [23] A New Efficient RNS-to-Binary Conversion for the Three-Moduli Sets
    Ye, Yanlong
    Hu, Jianhao
    Ma, Shang
    Ling, Xiang
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1000 - 1005
  • [24] Efficient implementation of multi-moduli architectures for Binary-to-RNS conversion
    Pettenghi, Hector
    Sousa, Leonel
    Ambrose, Jude Angelo
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 819 - 824
  • [25] Effect of RNS Moduli Set Selection on Digital Filter Performance for Satellite Communications
    Chervyakov, N. I.
    Lyakhov, P. A.
    Kalita, D. I.
    Shulzhenko, K. S.
    2015 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2015,
  • [26] Fast and energy-efficient FPGA realization of RNS reverse converter for the ternary 3-moduli set {3n-2, 3n-1, 3n}
    NavaeiLavasani, Pooriya
    Adeli, Shokoufeh
    Taheri, MohammadReza
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    SN APPLIED SCIENCES, 2020, 2 (02):
  • [27] Fast and energy-efficient FPGA realization of RNS reverse converter for the ternary 3-moduli set {3n–2, 3n–1, 3n}
    Pooriya NavaeiLavasani
    Shokoufeh Adeli
    MohammadReza Taheri
    Mohammad Hossein Moaiyeri
    Keivan Navi
    SN Applied Sciences, 2020, 2
  • [28] Design of reverse converter for four-moduli set
    Lü, Xiao-Lan
    Yao, Ruo-He
    Huanan Ligong Daxue Xuebao/Journal of South China University of Technology (Natural Science), 2012, 40 (09): : 93 - 96
  • [29] An Improved RNS Reverse Converter for the {22n+1-1, 2n, 2n-1} Moduli Set
    Gbolagade, K. A.
    Chaves, R.
    Sousa, L.
    Cotofana, S. D.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2103 - 2106
  • [30] Multiplier using RNS to binary converter for specific moduli (2k-1, 2k, 2k+l)
    Kim, WW
    Jang, SD
    Chun, HS
    COMPUTERS AND THEIR APPLICATIONS, 2000, : 190 - 193