SELECTING INPUTS TO TEST DIGITAL CIRCUITS ON COMPLEX IC BOARDS

被引:0
|
作者
ALLEN, DP
LYONS, NP
机构
来源
ELECTRONICS | 1972年 / 45卷 / 15期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:88 / &
相关论文
共 50 条
  • [41] Application of Modified Petri Nets Algorithm in Digital IC Design for Combinational Digital Circuits Simulation
    Lapin, A., V
    Bulakh, D. A.
    PROCEEDINGS OF THE 2017 IEEE RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (2017 ELCONRUS), 2017, : 475 - 476
  • [42] BRUSHLESS DC MOTORS GET A CONTROLLER IC THAT REPLACES COMPLEX CIRCUITS
    SILVA, CDE
    ELECTRONIC DESIGN, 1985, 33 (22) : 149 - &
  • [43] OPTIMIZATION OF RADIOELECTRONIC CIRCUITS IN A COMPUTER-PROGRAM COMPLEX FOR IC SIMULATION
    KATSNELSON, LZ
    KELMAN, YS
    POKHVALINA, LS
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1984, 27 (06): : 97 - 98
  • [44] DEVISING PATTERNS TO TEST COMPLEX LOGIC CIRCUITS
    CORK, RC
    SALZMANN, CH
    ELECTRONICS, 1972, 45 (17): : 120 - &
  • [45] Basic Circuits for Digital, Bipolar High-Speed IC's.
    Martiny, Ingo
    Elektronik Munchen, 1987, 36 (19): : 140 - 146
  • [46] Distributed genetic algorithm of test generation for digital circuits
    Skobtsov, Y. A.
    El-Khatib, A. I.
    Ivanov, D. E.
    2006 International Baltic Electronics Conference, Proceedings, 2006, : 195 - 198
  • [47] Generation of test patterns for differential diagnosis of digital circuits
    Azevedo, F
    Barahona, P
    PRINCIPLES AND PRACTICE OF CONSTRAINT PROGRAMMING - CP98, 1998, 1520 : 462 - 462
  • [48] Parallel genetic algorithm of test generation for digital circuits
    Skobtsov, Y. A.
    El-Khatib, A., I
    Ivanov, D. E.
    TCSET 2006: MODERN PROBLEMS OF RADIO ENGINEERING, TELECOMMUNICATIONS AND COMPUTER SCIENCE, PROCEEDINGS, 2006, : 129 - +
  • [49] GTL-based test generation for digital circuits
    He, XH
    Li, ZM
    Su, XY
    Wang, WF
    ISTM/2001: 4TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2001, : 469 - 471
  • [50] DIGITAL NMOS TEST CIRCUITS FABRICATED IN SILICON MBE
    SWARTZ, RG
    CHIN, GM
    VOSHCHENKOV, AM
    KO, P
    WOOLEY, BA
    FINEGAN, SN
    BOSWORTH, RH
    IEEE ELECTRON DEVICE LETTERS, 1984, 5 (02) : 29 - 31