DESIGN AND PERFORMANCE OF AN INTEGRATED CIRCUIT FLIP FLOP WITH PHOTOCURRENT COMPENSATION

被引：1
|
作者：
AIKEN, JG
CRABBE, JS
SPENCE, HW
KINOSHITA, G
PHILLIPS, H
机构：
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1969年 / NS16卷 / 06期
关键词：
D O I：
10.1109/TNS.1969.4325523
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：177 / +
页数：1
相关论文
共 50 条
  • [41] A novel trimming circuit based on D type flip-flop
    Luo, Shi-Lin
    Li, Ze-Hong
    Zhao, Nian
    Xiong, Han-Feng
    Zhang, Cheng-Fa
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 944 - 946
  • [42] A Low Cost Robust Radiation Hardened Flip-Flop Circuit
    Jain, A.
    Gupta, A.
    Garg, S.
    Veggetti, A.
    Castelnovo, A.
    Crippa, D.
    Gerardin, S.
    Bagatin, M.
    Cazzaniga, C.
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 494 - 499
  • [43] Design of ternary flip-flop and its transformation
    Fang, Zhenxian
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1993, 21 (11): : 95 - 98
  • [44] Sense amplifier based RADHARD flip flop design
    Wang, WZ
    Gong, HY
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3811 - 3815
  • [45] Performance Analysis of the Josephson dc Flip-Flop
    Hatano, Yuji
    Nagaishi, Hideyuki
    Nakahara, Kouji
    Kawabe, Ushio
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1992, 2 (03) : 148 - 155
  • [46] High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop
    Shaikh, Jahangir
    Rahaman, Hafizur
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [47] Design Of Low Voltage Flip-flop Based On Complementary Pass-Transistor Adiabatic Logic Circuit
    Bhutada, Dhirajkumar S.
    2016 WORLD CONFERENCE ON FUTURISTIC TRENDS IN RESEARCH AND INNOVATION FOR SOCIAL WELFARE (STARTUP CONCLAVE), 2016,
  • [48] High speed soft-error-tolerant latch and flip-flop design for multiple VDD circuit
    Lin, Saihua
    Yang, Huazhong
    Luo, Rong
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 273 - +
  • [49] Design of Ternary D Flip-Flop Using One Latch with Neuron-MOS Literal Circuit
    Zhou, Xuanchang
    Hang, Guoqiang
    2013 NINTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION (ICNC), 2013, : 272 - 276
  • [50] Flip-Flop Energy/Performance Versus Clock Slope and Impact on the Clock Network Design
    Alioto, Massimo
    Consoli, Elio
    Palumbo, Gaetano
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (06) : 1273 - 1286
12345