GAAS LOW-POWER INTEGRATED-CIRCUITS FOR A HIGH-SPEED DIGITAL SIGNAL PROCESSOR

被引：7
|
作者：
SINGH, HP [1 ]
SADLER, RA [1 ]
IRVINE, JA [1 ]
GORDER, GE [1 ]
机构：
[1] ITT CORP,DIV DEF COMMUN,NUTLEY,NJ 07110
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1989年 / 36卷 / 02期
关键词：
D O I：
10.1109/16.19922
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：240 / 249
页数：10
相关论文
共 50 条
  • [21] HIGH-SPEED ENHANCEMENT-MODE GAAS-MESFET INTEGRATED-CIRCUITS
    MIZUTANI, T
    KATO, N
    ISHIDA, S
    ASAI, K
    SAKAKIBARA, Y
    KOMATSU, K
    OHMORI, M
    JAPANESE JOURNAL OF APPLIED PHYSICS, 1980, 19 : 329 - 333
  • [22] Asynchronous design for high-speed and low-power circuits
    Beerel, Peter A.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 669 - 669
  • [23] OUTLOOK FOR HIGH-SPEED BIPOLAR INTEGRATED-CIRCUITS
    ORLIKOVSKII, AA
    SOVIET MICROELECTRONICS, 1981, 10 (03): : 91 - 97
  • [24] PICOSECOND OPTOELECTRONICS IN HIGH-SPEED INTEGRATED-CIRCUITS
    JAIN, RK
    STENERSEN, K
    SNYDER, DE
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 439 : 174 - 176
  • [25] INTEGRATED-CIRCUITS FOR HIGH-SPEED MODULATION AND DEMODULATION
    MACHIDA, S
    ISHIO, H
    ABE, H
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1975, 23 (7-8): : 968 - 975
  • [26] HIGH-SPEED AND LOW-POWER GAAS DCFL DIVIDER
    NAGANO, K
    YAGITA, H
    TAMURA, A
    UENOYAMA, T
    TSUJII, H
    NISHII, K
    SAKASHITA, T
    ONUMA, T
    ELECTRONICS LETTERS, 1984, 20 (13) : 549 - 550
  • [27] A 1-MU-M POLYSILICON SELF-ALIGNING BIPOLAR PROCESS FOR LOW-POWER HIGH-SPEED INTEGRATED-CIRCUITS
    KABZA, H
    EHINGER, K
    MEISTER, TF
    MEUL, HW
    WEGER, P
    KERNER, I
    MIURAMATTAUSCH, M
    SCHREITER, R
    HARTWIG, D
    REISCH, M
    OHNEMUS, M
    KOPL, R
    WENG, J
    KLOSE, H
    SCHABER, H
    TREITINGER, L
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (08) : 344 - 346
  • [28] High-speed and low-power techniques of hardware and software for digital signal processors
    Takahashi, H
    Ikeno, R
    Toyonoh, Y
    Takegama, A
    Ikezaki, Y
    Urasaki, T
    Satoh, H
    Itoigawa, M
    Matsumoto, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04) : 589 - 596
  • [29] Low-Power High-Speed Signal Processing: From Iterative Algorithm to Analog Circuits
    Teich, Werner G.
    2017 11TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS), 2017,
  • [30] HIGH-PERFORMANCE ALINAS/GAINAS HBTS FOR HIGH-SPEED, LOW-POWER DIGITAL CIRCUITS
    FARLEY, CW
    CHANG, MF
    ASBECK, PM
    WANG, KC
    SHENG, NH
    PIERSON, R
    NUBLING, RB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (11) : 2601 - 2602
12345