GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP

被引：3
|
作者：
RUSSO, F [1 ]
机构：
[1] UNIV PISA,DEPT ELECT ENGN,I-56100 PISA,ITALY
来源：
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS | 1979年 / 15卷 / 01期
关键词：
D O I：
10.1109/TAES.1979.308799
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
引用
收藏
页码：88 / 94
页数：7
相关论文
共 50 条
  • [11] RESPONSE OF AN ALL DIGITAL PHASE-LOCKED LOOP
    GARODNICK, J
    GRECO, J
    SCHILLING, DL
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (06) : 751 - 764
  • [12] Digital Phase-Locked Loop and its Realization
    Kao, Tsai-Sheng
    Chen, Sheng-Chih
    Chang, Yuan-Chang
    Hou, Sheng-Yun
    Juan, Chang-Jung
    AIC '09: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON APPLIED INFORMATICS AND COMMUNICATIONS: RECENT ADVANCES IN APPLIED INFORMAT AND COMMUNICATIONS, 2009, : 415 - +
  • [13] DIGITAL NEURON MODEL USING DIGITAL PHASE-LOCKED LOOP
    TOKUNAGA, M
    SASASE, I
    MORI, S
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (03): : 615 - 621
  • [14] The stationary phase error distribution of a digital phase-locked loop
    Skiller, G
    Huang, D
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2000, 48 (06) : 925 - 927
  • [15] A phase-locked loop
    Shahruz, SM
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2001, 72 (03): : 1888 - 1892
  • [16] PHASE-LOCKED LOOP
    MCLEAN, D
    CONTROL, 1967, 11 (109): : 339 - &
  • [17] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
    BARTEL, W
    FREQUENZ, 1979, 33 (02) : 51 - 57
  • [18] A digital phase-locked loop based LLRF system
    Fu, Xiaoliang
    Fong, Ken
    Yin, Zhiguo
    Zheng, Qiwen
    Au, Thomas
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
  • [19] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
    Yamasaki, Shoichiro
    Nakagawa, Masao
    Tsunogae, Toshio
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74
  • [20] Verifying Global Convergence for a Digital Phase-Locked Loop
    Wei, Jijie
    Peng, Yan
    Yu, Ge
    Greenstreet, Mark
    2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2013, : 113 - 120
12345