UNIFIED SCHEDULING OF HIGH-PERFORMANCE PARALLEL VLSI PROCESSORS FOR ROBOTICS

被引:0
|
作者
KIM, B
KAMEYAMA, M
HIGUCHI, T
机构
关键词
MINIMUM-LATENCY ARCHITECTURE; SPECIAL-PURPOSE VLSI PROCESSOR; PARALLEL PROCESSING; COMMUNICATION TIME; BUS INTERCONNECTION NETWORK;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance of processing elements can be improved by the progress of VLSI circuit technology, while the communication overhead can not be negligible in parallel processing system. This paper presents a unified scheduling that allocates tasks having different task processing times in multiple processing elements. The objective function is formulated to measure communication time between processing elements. By employing constraint conditions, the scheduling efficiently generates an optimal solution using an integer programming so that minimum communication time can be achieved. We also propose a VLSI processor for robotics whose latency is very small. In the VLSI processor, the data transfer between two processing elements can be done very quickly, so that the communication cycle time is greatly reduced.
引用
收藏
页码:904 / 910
页数:7
相关论文
共 50 条
  • [31] Scheduling with interjob communication on parallel processors
    Jürgen König
    Alexander Mäcker
    Friedhelm Meyer auf der Heide
    Sören Riechers
    Journal of Combinatorial Optimization, 2018, 36 : 1356 - 1379
  • [32] SCHEDULING SEQUENTIAL LOOPS ON PARALLEL PROCESSORS
    MUNSHI, AA
    SIMONS, B
    SIAM JOURNAL ON COMPUTING, 1990, 19 (04) : 728 - 741
  • [33] Statistical Power Analysis for High-Performance Processors
    Chen, Howard
    Neely, Scott
    Xiong, Jinjun
    Zolotov, Vladimir
    Visweswariah, Chandu
    JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (01) : 70 - 76
  • [34] High-performance Graph Analytics on Manycore Processors
    Slota, George M.
    Rajamanickam, Sivasankaran
    Madduri, Kamesh
    2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2015, : 17 - 27
  • [35] Clock Design Technology for High-Performance Processors
    Ishizaka, Kinya
    Komatsu, Hiroaki
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2011, 47 (02): : 136 - 141
  • [36] FOURIER FAST TRANSFORMATION PROCESSORS WITH HIGH-PERFORMANCE
    FEDOROVSKAYA, TN
    RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (07): : 1481 - 1486
  • [37] HIGH-PERFORMANCE PROCESSORS POSE NEW CHALLENGES
    BILLIG, R
    COMPUTER DESIGN, 1988, 27 (18): : 85 - 85
  • [38] RESILIENT HIGH-PERFORMANCE PROCESSORS WITH SPARE RIBS
    Palframan, David J.
    Kim, Nam Sung
    Lipasti, Mikko H.
    IEEE MICRO, 2013, 33 (04) : 26 - 34
  • [39] High-performance VLSI model elliptic solvers
    Vajtersic, M
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1995, 919 : 520 - 525
  • [40] High-performance VLSI architecture for the Viterbi algorithm
    Boo, M
    Arguello, F
    Bruguera, JD
    Doallo, R
    Zapata, EL
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1997, 45 (02) : 168 - 176