共 24 条
- [21] DESIGN OF A LOW-POWER HIGH-SPEED TRUE SINGLE-PHASE CLOCK D FLIP-FLOP FOR VERNIER TIME-TO-DIGITAL CONVERTERS Lakshmi, P. Vijaya (posanivijaya@gmail.com), 2025, 84 (01): : 61 - 69
- [22] A Novel High-Density and Low-Power Ternary Content Addressable Memory Design Based on 3D NAND Flash 2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 39 - 40
- [23] A Novel High-Density and Low-Power Ternary Content Addressable Memory Design Based on 3D NAND Flash 2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 29 - 30
- [24] A High-speed, Long-reach Signal Design Challenge for 2.5-D LSI based on a Low-cost Silicon Interposer and a Large-scale SSO Analysis 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 293 - 300