Design and Testing of Quasi-One Junction SQUID-Based Comparators at Low and High Speed for Superconductive Flash A/D Converters

被引:9
|
作者
Bradley, Paul [1 ]
Dang, Huan [2 ]
机构
[1] Hypres Inc, Elmsford, NY 10523 USA
[2] Columbia Univ, New York, NY 10027 USA
关键词
D O I
10.1109/77.84627
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have fabricated and tested single comparators at low and high speeds (up to 10-Ghz input bandwidth) to determine basic functionality, dynamic range, linearity, noise levels, and dynamic distortions. A 4-bit converter was tested at low speed without errors. The results indicate that a 6-bit converter may be constructed of these comparators with very good linearity and 8 bits should be achievable with slight design modification. The comparator was demonstrated to have an aperture uncertainty <= 15 ps limited by the jitter in the test setup. Simulation of the fabricated circuits with estimated parasitics show about six times smaller aperture time, which is better than the best semiconductor converters of which we are aware. Simulations performed assuming a higher current density are five times better than this, or about 6 bits at 10-Ghz.
引用
收藏
页码:134 / 139
页数:6
相关论文
共 24 条
  • [21] DESIGN OF A LOW-POWER HIGH-SPEED TRUE SINGLE-PHASE CLOCK D FLIP-FLOP FOR VERNIER TIME-TO-DIGITAL CONVERTERS
    Lakshmi, P. Vijaya (posanivijaya@gmail.com), 2025, 84 (01): : 61 - 69
  • [22] A Novel High-Density and Low-Power Ternary Content Addressable Memory Design Based on 3D NAND Flash
    Yang, H. Z.
    Huang, P.
    Han, R. Z.
    Xiang, Y. C.
    Feng, Y.
    Gao, B.
    Chen, J. Z.
    Liu, L. F.
    Liu, X. Y.
    Kang, J. F.
    2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 39 - 40
  • [23] A Novel High-Density and Low-Power Ternary Content Addressable Memory Design Based on 3D NAND Flash
    Yang, H. Z.
    Huang, P.
    Han, R. Z.
    Xiang, Y. C.
    Feng, Y.
    Gao, B.
    Chen, J. Z.
    Liu, L. F.
    Liu, X. Y.
    Kang, J. F.
    2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 29 - 30
  • [24] A High-speed, Long-reach Signal Design Challenge for 2.5-D LSI based on a Low-cost Silicon Interposer and a Large-scale SSO Analysis
    Oikawa, Ryuichi
    Ochiai, Toshihio
    Kida, Tsuyoshi
    Sakata, Kenji
    Kariyazaki, Shuuichi
    Kayashima, Yuji
    Ono, Yoshihiro
    Mori, Ryo
    Nomura, Takao
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 293 - 300