PERFORMANCE VISUALIZATION OF PARALLEL PROGRAMS ON A SHARED MEMORY MULTIPROCESSOR SYSTEM

被引：0

|

作者：

BERNSTEIN, D

BOLMARCICH, A

SO, K

机构：

来源：

PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 2: SOFTWARE | 1989年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：1 / 10

页数：10

相关论文

共 50 条

[11] Parallel DSMC on shared and hybrid memory multiprocessor computers
Khanlarov, GO
Lukianov, GA
Malashonok, DY
Zakharov, VV
HIGH PERFORMANCE COMPUTING AND NETWORKING, PROCEEDINGS, 2000, 1823 : 584 - 587
[12] Parallel VLSI test in a shared-memory multiprocessor
Gil, C
Ortega, J
Montoya, MG
CONCURRENCY-PRACTICE AND EXPERIENCE, 2000, 12 (05): : 311 - 326
[13] Parallel algorithms for LU decomposition on a shared memory multiprocessor
Kaya, D
Wright, K
APPLIED MATHEMATICS AND COMPUTATION, 2005, 163 (01) : 179 - 191
[14] Performance Analysis of a Reconfigurable Shared Memory Multiprocessor System for Embedded Applications
Cook, Darcy
Ferens, Ken
JOURNAL OF ICT RESEARCH AND APPLICATIONS, 2013, 7 (01) : 15 - 35
[15] Modelling the effect of congestion on the performance of shared-memory multiprocessor system
Moses, L.A.
Advances in Modelling and Analysis A, 1994, 22 (02): : 53 - 64
[16] MTOOL - AN INTEGRATED SYSTEM FOR PERFORMANCE DEBUGGING SHARED MEMORY MULTIPROCESSOR APPLICATIONS
GOLDBERG, AJ
HENNESSY, JL
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (01) : 28 - 40
[17] Shared-memory multiprocessor implementation of voxelization for volume visualization
Prakash, CE
Manohar, S
HIGH PERFORMANCE COMPUTING FOR COMPUTER GRAPHICS AND VISUALISATION, 1996, : 135 - &
[18] PERFORMANCE VISUALIZATION FOR PARALLEL PROGRAMS
LUSK, E
THEORETICA CHIMICA ACTA, 1993, 84 (4-5): : 377 - 384
[19] Performance of an Intuitive Hash Table in Shared-Memory Parallel Programs
Cischke, Christopher
HIGH PERFORMANCE COMPUTING SYMPOSIUM 2013 (HPC 2013) - 2013 SPRING SIMULATION MULTI-CONFERENCE (SPRINGSIM'13), 2013, 45 (06): : 10 - 14
[20] A MULTIPROCESSOR SHARED MEMORY ARCHITECTURE FOR PARALLEL CYCLIC REFERENCE COUNTING
LINS, RD
MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 563 - 568

← 1 2 3 4 5 →