AN OPTIMAL SCHEDULING APPROACH USING LOWER-BOUND IN HIGH-LEVEL SYNTHESIS

被引:0
|
作者
OHM, SY
KURDAHI, FJ
JHON, CS
机构
关键词
HIGH-LEVEL SYNTHESIS; SCHEDULING; LOWER BOUND ESTIMATION;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes an optimal scheduling approach which finds the scheduling result of the minimum Functional unit cost under the given timing constraint. In this method, a well-defined search space is constructed incrementally and traversed in a branch-and-bound manner. During the traversal, tighter lower bounds are estimated and utilized coupled with the upper bound on the optimal solution in pruning the search space effectively. This method is extended to support multi-cycling operations, operation chaining, pipelined functional units, and pipelined data paths. Experimental results on some benchmarks show the efficiency of the proposed approach.
引用
收藏
页码:231 / 236
页数:6
相关论文
共 50 条
  • [41] Leakage Power Aware Scheduling in High-Level Synthesis
    Wang, Nan
    Chen, Song
    Hao, Cong
    Zhang, Haoran
    Yoshimura, Takeshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (04) : 940 - 951
  • [42] Efficient scheduling of conditional behaviors for high-level synthesis
    Kountouris, AA
    Wolinski, C
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (03) : 380 - 412
  • [43] FAMOS - AN EFFICIENT SCHEDULING ALGORITHM FOR HIGH-LEVEL SYNTHESIS
    PARK, IC
    KYUNG, CM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (10) : 1437 - 1448
  • [44] Max-flow scheduling in high-level synthesis
    Ge, Liangwei
    Chen, Song
    Wakabayashi, Kazutoshi
    Takenaka, Takashi
    Yoshimura, Takeshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (09) : 1940 - 1948
  • [45] Simultaneous scheduling, binding and floorplanning in high-level synthesis
    Prabhakaran, P
    Banerjee, P
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 428 - 434
  • [46] Exact and Practical Modulo Scheduling for High-Level Synthesis
    Oppermann, Julian
    Reuter-Oppermann, Melanie
    Sommer, Lukas
    Koch, Andreas
    Sinnen, Oliver
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2019, 12 (02)
  • [47] Verification of Scheduling of Conditional Behaviors in High-Level Synthesis
    Chouksey, Ramanuj
    Karfa, Chandan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (07) : 1638 - 1651
  • [48] Scheduling Algorithms in High-Level Synthesis - Overview and Evaluation
    Papa, Gregor
    Silc, Jurij
    Bratkovic, Franc
    Elektrotehniski Vestnik/Electrotechnical Review, 65 (04): : 153 - 165
  • [49] A formal verification method of scheduling in high-level synthesis
    Karfa, C.
    Mandal, C.
    Sarkar, D.
    Pentakota, S. R.
    Reade, Chris
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 71 - +
  • [50] Automatic verification of scheduling results in high-level synthesis
    Eveking, H
    Hinrichsen, H
    Ritter, G
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 59 - 64