共 50 条
- [45] Simultaneous scheduling, binding and floorplanning in high-level synthesis ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 428 - 434
- [48] Scheduling Algorithms in High-Level Synthesis - Overview and Evaluation Elektrotehniski Vestnik/Electrotechnical Review, 65 (04): : 153 - 165
- [49] A formal verification method of scheduling in high-level synthesis ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 71 - +
- [50] Automatic verification of scheduling results in high-level synthesis DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 59 - 64