A Hierarchical Reliability Simulation Methodology for AMS Integrated Circuits and Systems

被引:9
|
作者
Cai, Hao [1 ]
Petit, Herve [1 ]
Naviner, Jean-Francois [1 ]
机构
[1] TELECOM Paris Tech, Inst MINES TELECOM, Dept Commun & Elect, LTCI CNRS UMR 5141, 46,Rue Barrault, F-75634 Paris 13, France
关键词
Reliability; Ageing Effects; Process Variations; Statistical Methods; AMS Circuits/Systems; Behavioral Modeling; Low Power Sigma Delta Modulator;
D O I
10.1166/jolpe.2012.1228
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a methodology for simultaneously analyzing the ageing effects and process variations. Nominal ageing simulation and statistical methods are applied to reliability simulation of AMS integrated circuits and systems. Response surface modeling (RSM) is used to build direct relationship between process parameters and circuit/system performances. With Varied/fixed RSMs, designers can have reliability information of designed circuit/system. Also, this methodology has been developed with behavioral modeling for reliability consideration of large AMS circuits and systems (e.g., Sigma Delta modulator, RF front-end). Conventional Monte-Carlo (MC) method is infeasible in these complex circuits and systems. The methodology is validated with a series of circuits and systems in 65 nm CMOS technology: simple current mirrors, a dynamic comparator and a 2nd order continuous-time Sigma Delta analog-to-digital modulator. It is shown that this methodology can provide designers with reliability information graphically with a general perspective. It can achieve better simulation efficiency than traditional Monte-Carlo analysis, while still guaranteeing good simulation accuracy.
引用
收藏
页码:697 / 705
页数:9
相关论文
共 50 条
  • [21] RELIABILITY OF INTEGRATED-CIRCUITS AND SYSTEMS FROM A MANUFACTURING POINT OF VIEW
    KING, GR
    RADIO AND ELECTRONIC ENGINEER, 1978, 48 (7-8): : 349 - 354
  • [22] INTEGRATED CIRCUITS + INTEGRATED SYSTEMS
    SURAN, JJ
    MAROLF, RA
    PROCEEDINGS OF THE IEEE, 1964, 52 (12) : 1661 - &
  • [23] Equivalence Checking of Nonlinear Analog Circuits for Hierarchical AMS System Verification
    Steinhorst, Sebastian
    Hedrich, Lars
    2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 135 - 140
  • [24] A hierarchical decomposition methodology for multistage clock circuits
    Ellis, G
    Pileggi, LT
    Rutenbar, RA
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 266 - 273
  • [25] EMC evaluation in integrated circuits using VHDL-AMS
    Perdriau, R
    Ramdani, M
    Levant, JL
    Trullemans, AM
    Proceedings of the IEEE-ISIE 2004, Vols 1 and 2, 2004, : 193 - 198
  • [26] Aspects of the Reliability of Integrated Circuits.
    Ruf, Friedrich
    Elektronik Munchen, 1980, 29 (23): : 43 - 47
  • [27] RELIABILITY OF CMOS INTEGRATED-CIRCUITS
    SCHNABLE, GL
    GALLACE, LJ
    PUJOL, HL
    COMPUTER, 1978, 11 (10) : 6 - 17
  • [28] Hierarchical modeling in the simulation of electronic circuits
    Zlatanovici, R
    Manolescu, A
    Manolescu, A
    Glesner, M
    CAS'98 PROCEEDINGS - 1998 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 21ST EDITION, VOLS 1 AND 2, 1998, : 497 - 500
  • [29] Efficient simulation for hierarchical and partitioned circuits
    Maurer, PM
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 236 - 241
  • [30] A design reliability methodology for CMOS VLSI circuits
    Oshiro, L
    Radojcic, R
    1995 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 1996, : 34 - 39