DIGITAL FREQUENCY-MULTIPLIER BASED ON A COUNTER DIVIDER TYPE IKZ-15

被引：0
|
作者：
ZELENIN, AN
ILCHENKO, AV
BOTSMAN, PD
SHINKARENKO, VP
MENYAILO, AD
机构：
来源：
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES | 1978年 / 21卷 / 01期
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
引用
收藏
页码：124 / 125
页数：2
相关论文
共 50 条
  • [31] FREQUENCY-DIVIDER BASED ON MILLER INTEGRAL-TYPE SC ASTABLE-MULTIVIBRATOR
    SASAKI, H
    YAHARA, M
    KAWAHARA, K
    ZHU, HB
    UENO, F
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1994, 77 (08): : 64 - 72
  • [32] An Ultra-Low-Power Analog Multiplier-Divider Compatible with Digital Code for RRAM-Based Computing-in-Memory Macros
    Yang, Yiming
    Lv, Shidong
    Li, Xiaoran
    Wang, Xinghua
    Wang, Qian
    Yuan, Yiyang
    Liang, Sen
    Zhang, Feng
    MICROMACHINES, 2023, 14 (07)
  • [33] A Gigahertz Digital CMOS Divide-by-N Frequency Divider Based on a State Look-Ahead Structure
    Abdel-Hafeez, Saleh
    Gordon-Ross, Ann
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2011, 30 (06) : 1549 - 1572
  • [34] A Gigahertz Digital CMOS Divide-by-N Frequency Divider Based on a State Look-Ahead Structure
    Saleh Abdel-Hafeez
    Ann Gordon-Ross
    Circuits, Systems, and Signal Processing, 2011, 30 : 1549 - 1572
  • [35] Digital Predistortion of Frequency Multiplier-Based Vector Signal Sources With Constrained Transmitter and Observation Receiver Bandwidth
    Ben Ayed, Ahmed
    Jaffri, Ifrah
    Darwish, Ali M.
    Mitran, Patrick
    Boumaiza, Slim
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2024, 72 (11) : 6762 - 6773
  • [36] Novel Baseband Equivalent Model for Digital Predistortion of Wideband Frequency-Multiplier-Based Millimeter Wave Sources
    Jaffri, Ifrah
    Ben Ayed, Ahmed
    Darwish, Ali M.
    Mitran, Patrick
    Boumaiza, Slim
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2020, 68 (09) : 3942 - 3957
  • [37] Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture
    Assaad, Maher
    Alser, Mohammed H.
    VLSI DESIGN, 2012,
  • [38] A 2-MHz Bandwidth Δ-Σ Fractional- N Synthesizer Based On a Fractional Frequency Divider with Digital Spur Suppression
    Su, Pin-En
    Pamarti, Sudhakar
    2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 413 - 416
  • [39] Multiple-frequency digital phase-locked loop based on multiphase clock divider with constant pulse interval
    Yahara, Mitsutoshi
    Fujimoto, Kuniaki
    Kiyota, Hideo
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2018, 101 (07) : 40 - 47
  • [40] Multiple frequency digital phase-locked loop based on multi-phase clock divider with constant pulse interval
    Yahara M.
    Fujimoto K.
    Kiyota H.
    IEEJ Transactions on Electronics, Information and Systems, 2018, 138 (04) : 387 - 394
12345