A HIGH-LEVEL SYNTHESIS ALGORITHM INCLUDING CONTROL CONSTRAINTS

被引:0
|
作者
VERDIER, F [1 ]
SAFIR, A [1 ]
ZAVIDOVIQUE, B [1 ]
机构
[1] ETCA CTME,CREA,SP,F-94114 ARCUEIL,FRANCE
来源
MICROPROCESSING AND MICROPROGRAMMING | 1992年 / 35卷 / 1-5期
关键词
D O I
10.1016/0165-6074(92)90327-4
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Data path synthesis and control part synthesis are strongly interdependent. This fact vindicates a novel approach for early control optimization in terms of the number of commands, while data path is still at the very beginning stage of its synthesis. The scheduling algorithm is based on stochastic searching guided by a cost function to be minimized. In order to take into account the control aspect optimization, a simple term is added to the cost function used in the scheduling process. This term is merely a statistical measure of the Control Data Flow Graph regularity, since our conjecture is that the more regular the CDFG, the simpler the Control Part. Moreover, this simple extra measure of regularity during scheduling permits to perform scheduling and binding, in sequence, without decreasing the solution quality.
引用
收藏
页码:271 / 278
页数:8
相关论文
共 50 条
  • [21] A scheduling algorithm for optimization and early planning in high-level synthesis
    Memik, SO
    Kastner, R
    Bozorgzadeh, E
    Sarrafzadeh, M
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (01) : 33 - 57
  • [22] High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier
    Chen, Jiajia
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (12) : 1844 - 1856
  • [23] Genetic algorithm approach to high-level synthesis of digital circuits
    Indian Inst of Technology, Kharagpur, India
    Int J Syst Sci, 5 (517-522):
  • [24] A Binding Algorithm in High-Level Synthesis for Path Delay Testability
    Yoshikawa, Yuki
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 546 - 551
  • [25] An evolutionary algorithm for the testable allocation problem in high-level synthesis
    Harmanani, H
    Saliba, R
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 471 - 474
  • [26] TAO: Techniques for Algorithm-Level Obfuscation during High-Level Synthesis
    Pilato, Christian
    Regazzoni, Francesco
    Karri, Ramesh
    Garg, Siddharth
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [27] High-Level Synthesis of Approximate Designs under Real-Time Constraints
    Leipnitz, Marcos T.
    Nazar, Gabriel L.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [28] Constraints on the design of a high-level model of cognition
    Jones, RM
    Laird, JE
    PROCEEDINGS OF THE NINETEENTH ANNUAL CONFERENCE OF THE COGNITIVE SCIENCE SOCIETY, 1997, : 358 - 363
  • [29] SetCoLa: High-Level Constraints for Graph Layout
    Hoffswell, Jane
    Borning, Alan
    Heer, Jeffrey
    COMPUTER GRAPHICS FORUM, 2018, 37 (03) : 537 - 548
  • [30] Control and data flow graph extraction for high-level synthesis
    Namballa, R
    Ranganathan, N
    Ejnioui, A
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 187 - 192