The Chip Is the Network: Toward a Science of Network-on-Chip Design

被引:57
|
作者
Marculescu, Radu [1 ]
Bogdan, Paul [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA
关键词
D O I
10.1561/1000000011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this survey, we address the concept of network in three different contexts representing the deterministic, probabilistic, and statistical physics-inspired design paradigms. More precisely, we start by considering the natural representation of networks as graphs and discuss the main deterministic approaches to Network-on-Chip (NoC) design. Next, we introduce a probabilistic framework for network representation and optimization and present a few major approaches for NoC design proposed to date. Last but not least, we model the network as a thermodynamic system and discuss a statistical physics-based approach to characterize the network traffic. This formalism allows us to address the network concept in the most general context, point out the main limitations of the proposed solutions, and suggest a few open-ended problems.
引用
收藏
页码:371 / 461
页数:91
相关论文
共 50 条
  • [21] Design space exploration on heterogeneous network-on-chip
    Cardoso, RS
    Kreutz, ME
    Carro, L
    Susin, AA
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 428 - 431
  • [22] The Design Predictability Concern in Optical Network-on-Chip Design
    Ramini, Luca
    Bertozzi, Davide
    2012 ASIA COMMUNICATIONS AND PHOTONICS CONFERENCE (ACP), 2012,
  • [23] Topology adaptive network-on-chip design and implementation
    Bartic, TA
    Mignolet, JY
    Nollet, V
    Marescaux, T
    Verkest, D
    Vernalde, S
    Lauwereins, R
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (04): : 467 - 472
  • [24] A Wireless Network-on-Chip Design for Multicore Platforms
    Wang, Chifeng
    Hu, Wen-Hsiang
    Bagherzadeh, Nader
    PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, : 409 - 416
  • [25] Power Optimal Network-on-Chip Interconnect Design
    Vikas, G.
    Kuri, Joy
    Varghese, Kuruvilla
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 147 - 150
  • [26] Techniques for Network-on-Chip (NoC) Design and Test
    Chattopadhyay, Santanu
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 16 - 17
  • [27] Lightweight Network-on-Chip Router on Research and Design
    Du, Yi-Ran
    Li, Wei
    Dai, Zi-Bin
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 232 - 234
  • [28] Concurrency model for network-on-chip design architecture
    Agarwal, A.
    Shankar, R.
    International Journal of Modelling and Simulation, 2009, 29 (03): : 238 - 247
  • [29] Introducing the SuperGT network-on-chip
    Marescaux, Theodore
    Corporaal, Henk
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 116 - +
  • [30] An Approximate Multiplane Network-on-Chip
    Wang, Ling
    Wang, Yadong
    Wan, Xiaohang
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 234 - 239